

Virginia Commonwealth University VCU Scholars Compass

Capstone Design Expo Posters

College of Engineering

2017

S.H.I.E.L.D Relays (Shadow-masked Hack-proof Ion Etched Latch Deterrence Relays)

Anh Dinh Virginia Commonwealth University

Adrienne Ilustre Virginia Commonwealth University

Thomas Nuckols Virginia Commonwealth University

Sean Payne Virginia Commonwealth University

Follow this and additional works at: https://scholarscompass.vcu.edu/capstone Part of the <u>Electrical and Computer Engineering Commons</u>

© The Author(s)

Downloaded from https://scholarscompass.vcu.edu/capstone/190

This Poster is brought to you for free and open access by the College of Engineering at VCU Scholars Compass. It has been accepted for inclusion in Capstone Design Expo Posters by an authorized administrator of VCU Scholars Compass. For more information, please contact libcompass@vcu.edu.



ECE 413

Abstract

This project presents micro-scale logic devices using single cantilever relays fabricated in-plane from single crystal silicon. The devices will be a self-reliant entity that uses only a voltage source to operate. Thus allowing the relay to be free of any computer or internet based software that could potentially be hacked. This applied voltage will produce an electric field that will cause the actuator contacts to attract, closing the latch, allowing the ideal applied voltage to successfully control the relay. Because these devices are fabricated from silicon, they are extremely reliable, durable and adaptable. The logic devices are also rad-hard and chemically resilient. This allows the devices to remain durable in many types of environments, from satellites orbiting the earth, to submarines in the depths of our oceans. Industrial manufacturing plants with harsh chemicals and nuclear power plants could benefit from these devices as well. The patent pending shadow mask technique will be implemented to metalize sidewall trenches obtained through deep reactive ion etching.

| Device Type | Length | Length | Width | Gap | Gap | | Operating |
|--|------------|-----------|-----------|-----------|---------|-----------|-------------|
| (um) | Cantilever | electrode | electrode | electrode | contact | Thickness | Voltage [V] |
| Cantilever With Flat/Pointed Tips and Flat/ Interdigitated Actuator | L = 1500 | | | | | | |
| | 1500 | 1450 | 25 | 5 | 3 | 30 | 63.1 |
| | 1500 | 1450 | 25 | 5 | 3 | 50 | 135.7 |
| | 1500 | 1450 | 25 | 7 | 5 | 30 | 104.4 |
| | 1500 | 1450 | 25 | 7 | 5 | 50 | 224.7 |
| | 1500 | 1450 | 75 | 5 | 3 | 30 | 63.1 |
| | 1500 | 1450 | 75 | 5 | 3 | 50 | 135.7 |
| | 1500 | 1450 | 75 | 7 | 5 | 30 | 104.4 |
| | 1500 | 1450 | 75 | 7 | 5 | 50 | 224.7 |
| | L = 2100 | | | | | | |
| | 2100 | 2050 | 25 | 5 | 3 | 30 | 31.5 |
| | 2100 | 2050 | 25 | 5 | 3 | 50 | 67.9 |
| | 2100 | 2050 | 25 | 7 | 5 | 30 | 52.3 |
| | 2100 | 2050 | 25 | 7 | 5 | 50 | 112.4 |
| | 2100 | 2050 | 75 | 5 | 3 | 30 | 31.5 |
| | 2100 | 2050 | 75 | 5 | 3 | 50 | 67.9 |
| | 2100 | 2050 | 75 | 7 | 5 | 30 | 52.3 |
| | 2100 | 2050 | 75 | 7 | 5 | 50 | 112.4 |
| | L = 4200 | | | | | | |
| | 4200 | 4150 | 25 | 5 | 3 | 30 | 7.7 |
| | 4200 | 4150 | 25 | 5 | 3 | 50 | 16.6 |
| | 4200 | 4150 | 25 | 7 | 5 | 30 | 12.8 |
| | 4200 | 4150 | 25 | 7 | 5 | 50 | 27.4 |
| | 4200 | 4150 | 75 | 5 | 3 | 30 | 7.7 |
| | 4200 | 4150 | 75 | 5 | 3 | 50 | 16.6 |
| | 4200 | 4150 | 75 | 7 | 5 | 30 | 12.8 |
| | 4200 | 4150 | 75 | 7 | 5 | 50 | 27.4 |
| | Specialty | | | | | | |
| | 500 | 480 | 25 | 5 | 3 | 10 | 110.7v |



Top view of design without supply voltage.



Top view of design with supply voltage

Key Features

- Single Crystal Silicon
- In-plane
- Rad Hard
- System Voltage Adaptability
- Hack-Proof
- Shadow Masked Metallization







ELECTRICAL & COMPUTER ENGINEERING

SHIELD Relays *Patent pending*

(Shadow-masked Hack-proof Ion Etched Latch Deterrence Relays)

Design









Mask Fabrication

Alignment Mask



Shadow Mask with Alignment Post

This project involves a new processing procedure using hi-resolution shadowing masking techniques that improves the fabrication of these devices. By using the hi-resolution shadow mask, we are able to reduce the number of steps required to fabricate the logic devices, shorten the processing time and reduce the chemical waste from fabrication. This allows the devices to be fabricated at a lower cost while also reducing the environmental impact from chemical waste.



Team members: Anh Dinh, Adrienne Ilustre, Thomas Nuckols & Sean Payne | Faculty adviser: Dr. Gary M. Atkinson

Fabrication Process



Back-side Mask



Cantilever Mask









Relay Fabrication Process



DRIE Etch Characterization

AZ P4620 Mask



Resist Profile



Etch Profile

SU-85



Resist Profile



Etch Profile

Testing & Results

CAPSTONE DESIGN

EXPO 2017

Contraction of the

Side-Wall Metallization



-VMC0948

CU Instal 103105-05

2017/04/25 12:30 HLTD4.1 x1.5k -VMC0947 CU Instal 103105-0 Side-Wall Metallization

2017/04/25 14:50 HL D6.4 x100

Through Wafer Etch



SU-8 Post/Hole Alignment



With the Shadow Mask and the DRIE process being a key element to this project, we were able to achieve feasible designs and completed mask designs. We were also able to have sidewall contacts through-wafer etching and alignments. This project still needs to be worked on to make this process perfect. This project has also applied for a VCU invention disclosure and also has patent pending.