### **INFORMATION TO USERS**

This was produced from a copy of a document sent to us for microfilming. While the most advanced technological means to photograph and reproduce this document have been used, the quality is heavily dependent upon the quality of the material submitted.

The following explanation of techniques is provided to help you understand markings or notations which may appear on this reproduction.

- 1. The sign or "target" for pages apparently lacking from the document photographed is "Missing Page(s)". If it was possible to obtain the missing page(s) or section, they are spliced into the film along with adjacent pages. This may have necessitated cutting through an image and duplicating adjacent pages to assure you of complete continuity.
- 2. When an image on the film is obliterated with a round black mark it is an indication that the film inspector noticed either blurred copy because of movement during exposure, or duplicate copy. Unless we meant to delete copyrighted materials that should not have been filmed, you will find a good image of the page in the adjacent frame.
- 3. When a map, drawing or chart, etc., is part of the material being photographed the photographer has followed a definite method in "sectioning" the material. It is customary to begin filming at the upper left hand corner of a large sheet and to continue from left to right in equal sections with small overlaps. If necessary, sectioning is continued again-beginning below the first row and continuing on until complete.
- 4. For any illustrations that cannot be reproduced satisfactorily by xerography, photographic prints can be purchased at additional cost and tipped into your xerographic copy. Requests can be made to our Dissertations Customer Services Department.
- 5. Some pages in any document may have indistinct print. In all cases we have filmed the best available copy.

University Microfilms International

300 N. ZEEB ROAD, ANN ARBOR, MI 48106 18 BEDFORD ROW, LONDON WC1R 4EJ, ENGLAND 7923790 TORKU, KOFI EMMANUEL FAULT TEST GENERATION FOR SEQUENTIAL CIRCUITS: A SEARCH DIRECTING HEURISTIC, THE UNIVERSITY OF OKLAHOMA, PH.D., 1979 University Microfilms International 300 N. ZEEB ROAD, ANN ARBOR, MI 48106

# PLEASE NOTE:

way	all cases this material has been filmed in the best possible from the available copy. Problems encountered with this ument have been identified here with a check mark <u>/</u> .
1.	Glossy photographs
2.	Colored illustrations
3.	Photographs with dark background
4.	Illustrations are poor copy
5.	Print shows through as there is text on both sides of page
6.	Indistinct, broken or small print on several pages throughout
7.	Tightly bound copy with print lost in spine
8.	Computer printout pages with indistinct print $\_ \checkmark$
9.	Page(s) lacking when material received, and not available from school or author
10.	Page(s) seem to be missing in numbering only as text follows
11.	Poor carbon copy
12.	Not original copy, several pages with blurred type
13.	Appendix pages are poor copy
14.	Original copy with light type
15.	Curling and wrinkled pages
16.	Other



300 N. ZEEB RD., ANN ARBOR, MI 48106 (313) 761-4700

# THE UNIVERSITY OF OKLAHOMA

GRADUATE COLLEGE

## FAULT TEST GENERATION FOR SEQUENTIAL CIRCUITS:

A SEARCH DIRECTING HEURISTIC

## · A DISSERTATION

## SUBMITTED TO THE GRADUATE FACULTY

in partial fulfillment of the requirements for the

degree of

DOCTOR OF PHILOSOPHY

BY

### KOFI EMMANUEL TORKU

Norman, Oklahoma

# FAULT TEST GENERATION FOR SEQUENTIAL CIRCUITS:

A SEARCH DIRECTING HEURISTIC

APPROVED BY

DISSERTATION COMMITTEE

#### - ACKNOWLEDGEMENTS

At the end of an effort to produce a dissertation, I owe special credits to many people: more than just another page of acknowledgements.

Dr. B. M. Huey deserves special thanks, as my major advisor and dissertation director. He got me interested in this area of research and gave a tremendous personal and professional support; in fact, this is truly our dissertation. To Drs. W. T. Cronenwett, J. A. Payne, A. Rafii and H. J. Kumin I am grateful for their consideration and encouragement during the preparation of this dissertation.

I am also indebted to Dr. C. R. Haden, former Director of the School of Electrical Engineering for his personal encouragement.

This research is based on the SCIRTSS project begun at the University of Arizona. We are grateful for permission to use their circuits for testing.

The partial financial support I received from Kumasi University is appreciated.

iii

Finally, my deepest gratitude goes to my wife, Regina, for her loving support; and to my daughters, Agatha and Amy for their lost evenings.

ga gang sha

# TABLE OF CONTENTS

LIST	OF ILLU	JSTRATIONS	Page vii
LIST	of tabi	LES	ix
ABSTR	ACT		x
I.	INTROI	DUCTION	1
	1.1	Previous Results	2
	1.2	······································	
		(SCIRTSS)	3
	1.3		9
	1.4	Proposed Work	11
II.	PETRI	NET AS AN AID TO FAULT DETECTION	13
	2.1	Introduction	13
	2.2	Background	14
		2.2.2 Firing Rules	15
	2.3	Petri Net as an Aid to Guiding Sensitiza-	
		tion Search	18
		2.3.1 Types of Places	20
		2.3.2 Formal Definition of Petri Net for	
		Guiding Sensitization Search .	24
	2.4		25
	2.5	Complete Petri Net	32
	2.6	Summary	41
III.	THE TOTO	STIC FUNCTION DEVELOPMENT	42
<u> </u>	3.1	Introduction	42
	3.2	State Equation of a Petri Net	42
	3.3	Implied Transition Firing	43 49
	3.3	The Heuristic Function	49 53
	3.4	3.4.1 Counter and Shift/Rotate	22
			59
		Transitions	22

IV. INPUT VECTOR GUIDANCE	65
4.1 Introduction	65
4.2 Selecting Input Vectors	66
4.2.1 Control Branch Input Selection	
Procedure	67
4.2.2 Register Transfer Input Selection	78
4.3 Using the Input Vector Selection Procedure	83
4.4 Terminating the Petri Net	84
V. CASE STUDIES AND RESULTS	87
5.1 Case I: The Narrow Window Circuit	8 <b>9</b>
5.2 Case II: The Anti-Random Circuit	97
5.3 Case III: Search-Sort Processor	101
5.4 Case IV: Four-Bit Expandable Micro-	
processor	108
VI. SUMMARY AND CONCLUSIONS	125
6.1 Summary	125
6.2 Limitations and Further Work	127
6.3 Conclusion	129
APPENDIX A.1: SCIRTSS SEARCH ROUTINES	131
APPENDIX A.2: PETRI NET AND HEURISTIC COST VALUE	
ROUTINES	142
APPENDIX A.3: PSEUDO-NSIM SUBROUTINES FOR CASES I-IV .	150
APPENDIX B: CIRCUIT SCHEMATICS FOR CASES I-IV	157
	_
LIST OF REFERENCES	171

.

• .

•

•

# LIST OF ILLUSTRATIONS

.

Figure 1.1	SCIRTSS Flow Diagram	Page 7
2.1	Petri Net Model	16
2.2	Firing of an Enabled Transition	17
2.3	Petri Net for Illustrating Transition Time	21
2.4	Petri Nets Illustrating Different Types of Places	23
2.5(a)	Setting Up the Goal Places	26
2.5(b)	Expanding the Goal Places	26
2.6	Unconditional Control Transition	31
2.7	AHPL Description of Example	33 <sup>.</sup>
2.8(a)	First Stage of Petri Net Generation	34
2.8(b)	Second Stage of Generation of Example Petri Net	36
2.9	Subnets for Control States One and Six	38
2.10	A Complex Control State Subnet	38
3.1	Petri Net for Example 3.1	45
3.2	Example Petri Net for Illustrating Transition Firing	45
3.3	Derivation of Marking Vector	48
3.4	Dealing with Loops in the Petri Net	51
3.5	Derivation of R <sub>k</sub>	52

3.6	Petri Net for Illustrating Heuristic Function Computation	57
3.7	Modelling Count Transition	60
3.8	Heuristic Cost Function Computation	63
4.1	Construction of CS Branching Function	71
4.2	Petri Net Example for Input Vector Weighting	79
5.1	AHPL Description of Case Study I	90
5.2	Control State Diagram of Narrow Window Circuit	91
5.3	AHPL Description of Case Study II	<del>9</del> 8
5.4	AHPL Description of Case Study III	102
5.5	AHPL Description of Case Study IV	110
5.6	Block Diagram of Four-Bit Microprocessor	113

.

# LIST OF TABLES

. ·

•

•

Table	•	Page
2.1	The Petri Net Listing for Fig. 2.7	39
2.2	Place Listing for Table 2.1	40
5.1	Petri Net Listing for Case I	93
5.2	Place Listing for Case I	94
5.3	Test Runs for Case I	96
5.4	Listing of Petri Net for Case II	99
5.5	Place Listing for Case II	99
5.6	Summary of Test Runs for Case II	100
5.7	Petri Net Listing for Case III	103
5.8	Place Listing for Case III	104
5.9	State Space Search for Case III	107
5.10	Summary of Test Runs for Case III	108
5.11	Petri Net Listing for Case IV	114

ix

S. References •

.

#### ABSTRACT

The use of Petri nets to model the register transfers and change of control states in a sequential machine described in a Computer Hardware Description Language (CHDL) with the aim of guiding state space searches is proposed. Each fault to be detected defines a set of goal nodes for the state space search. These goal nodes together with a CHDL description of the circuit are used to generate a Petri net. Some portions of this process are invariant with respect to the goal states, depending entirely on the CHDL description.

Two guidance mechanisms are derived from the petri net: heuristic cost value and input vector guidance. For each machine state encountered during the state space search, a state vector is derived from the petri net. A heuristic cost value is computed based on the state vector; this cost value being a measure of the effect of reaching one machine state in the state space search on the transitions in the petri net. The petri net also contains information about input vectors that are associated with each control state. The most important of these are selected based on an established criteria. The

х

heuristic cost value and the input vectors are used to guide sensitization searches in the Sequential Circuit Test Search System (SCIRTSS). Four case studies are presented to test the effectiveness of the guidance mechanism. The results show that the developed model is a promising tool that can be used in fault test set generation in complex sequential circuits. . .

#### CHAPTER I

#### INTRODUCTION

The advent of integrated circuits and very large scale integration has made fault detection in digital systems a complex process. The number of states inside integrated circuit chips has grown: one chip may have hundreds of flip flops, hence the state space has become much larger. It is no longer possible to provide additional test points brought to external connections due to packaging limitations. This pin limitation constrains the number of outputs observable and inputs to control the sequential circuit inside. The concepts of controllability and observability are important in understanding this problem. Control refers to the ability to apply a complete set of tests to a subsystem via external inputs, that is, control points. Observation refers to the ability to observe the outputs of a subsystem via external outputs, that is, observation points. If many flip flop outputs were observable and controllable, faults could be easily detected through direct observation of the outputs. However, this is expensive and one has to rely on the limited inputs and outputs of the chip to develop a test generation sequence. Constraining the number of inputs forces

the testing to become highly sequential; thus a sequence of inputs that enable the effect of the fault to be observable at the output must be found by the fault detection system. Finding this sequence must be efficient to avoid waste of computer time. 1.1 Previous Results

The earliest fault diagnosis programs were written to exercise machine functions, rather than hardware. Generally, a complex machine instruction like MULTIPLY or DIVIDE was executed and the results were compared with those obtained using an equivalent sequence of simpler instructions, like SHIFT, ADD or SUBTRACT. If there was a discrepancy between the results, then the complex operation was assumed to be defective. The results from such tests might not necessarily be valid due to the limited nature of the test as reported by Estrin (1953) and other investigators.

Eldred (1959) was one of the first investigators to appreciate the importance of diagnostic programs which test machine hardware rather than its functions. This was a major improvement and hardware-oriented diagnostics came into general use and are still being used. Eldred's results were developed for fault detection in combinational circuits of one or two levels. An extension of Eldred's work to circuits having any number of levels followed; the process is labelled one dimensional path sensitization. Although many investigators worked in this area, Armstrong is prominently linked with this method.

The idea is to choose a path from the site of a fault to the output; the inputs to the gates along this path are

assigned values so as to propagate any change on the faulty line along the chosen path to the output. This path is called a sensitized path and the process of constructing the path is called the forward-trace phase of the method. After setting up a sensitized path, we trace back from the gates along the sensitized path toward the primary inputs. This is the backward-trace phase of the method.

Although Schneider (1967) has provided a counter example to show that the method is not an algorithm, this method has been very useful in practice. Its defect is the occasional inability to produce a test when one exists.

J. Paul Roth (1966, 1967) formulated an algorithmic method which sensitizes all possible paths from the site of the fault to the output simultaneously. He called this method the d-algorithm. The d-algorithm has proved to be a general solution to the problem of fault detection in combinational circuits.

The formal algorithmic approach to fault detection in sequential circuits has been studied by various investigators including Poage and McCluskey (1964), Hennie (1964) and Kime (1966). These algorithmic approaches are impractical for any but small circuits and small classes of faults. This is due to the following difficulties:

> a. For each possible circuit state, a potential test input must be evaluated. The number of states increases as 2<sup>n</sup> where n is the number of memory elements in the circuit. This puts a practical limit on the complexity that the circuit can have.

- b. A homing sequence (Hennie, 1964) must be found that forces the machine into a known state. It may be very lengthy or one may not exist for some circuits.
- c. Some sequential circuits, especially large circuits,can not be easily described by a state table.

The alternative approaches to fault test generation in sequential circuits are non-algorithmic: methods that treat fairly large circuits and are economical of computer time.

The Sequential Analyzer of Seshu and Freeman (1962, 1965) was one of the first non-algorithmic test generation methods. The Analyzer is a digital simulator. An heuristic is presented to the Analyzer with a sequential circuit plus a specified set of faults. The heuristic proposes one or more potential tests which are simulated to determine their performance. Some sort of numerical measure of performance is computed for each test input and the one with the highest figure of merit is used provided its value exceeds a predetermined value. Otherwise the heuristic has failed and another is tried. Four heuristics were developed and are tried. If all four heuristics fail, the system gives up.

All of the heuristics of the Analyzer have proved to be reasonably effective for small circuits. They are, however, impractical for large circuits because of the computer time required to simulate the various candidate tests. Because the heuristics employ local rather than global optimization techniques, they do not guarantee a minimal test sequence..

Other non-algorithmic test generation methods were developed by Kubo (1968), Breuer (1971), Bouricius et. al (1971) and Rutman (1972). All of these essentially transform the sequential circuit into an iterative combinational circuit. The d-algorithm is then applied to generate a candidate test. The iterative model has been quite successful for sequential circuits that are largely combinational in form and where the number of circuit iterations required to model the time frames needed to propagate the fault to the output is small. But when the number of state variables is large, the testing procedure has to be abandoned due to the fact that the computational time becomes exorbitant.

#### 1.2 The Sequential Circuit Test Search System (SCIRTSS)

The Sequential Circuit Test Search System, developed by Hill, Belt (1973), Carter (1973) and Huey (1975) is based on a non-algorithmic method using heuristic graph searching techniques. Two heuristic tree search procedures automatically determine trial input sequences which are used to simulate simultaneously all single faults of the circuit. The sequential circuit is partitioned into its control and data portions as done in most Computer Hardware Design Languages (CHDL's). The control input combinations are applied in every node expansion while only input vectors previously specified by an input vector generating routine are considered. Thus, the search is primarily that of the state graph of the control circuit. The node expansion is computed by simulating a CHDL rather than by circuit

simulation, an approach which leads to a great reduction in computation time. The design language used is AHPL (Hill and Peterson, 1978).

We present here a simple description of SCIRTSS. A more detailed description is given in Hill and Huey (1977) and Huey (1978).SCIRTSS incorporates the single permanent fault assumption and assumes that both the faulty and the good network operate in clock mode. Fig. 1.1 shows a block diagram of the test generation system. SCIRTSS has two main search routines: The sensitization search and the propagation search. For a particular fault to be detected, a sequence of inputs must be found that takes the fault-free circuit from its initial state to a state such that the input sequence generates a sensitized path from the site of the fault to either an output or to a flip-flop. This input sequence is called the fault-sensitization sequence and the process of determining this sequence is the sensitization search shown in block 2. The application of the faultsensitizing sequence may cause the effect of the fault to appear at the output or to be stored in a flip-flop. In the latter case, a sequence of inputs is needed to cause the register transfers to make the discrepancy between the faulty and fault-free circuits observable at the output. This input sequence is the fault-propagation sequence and the process of propagating the stored fault to the output is the propagation search shown in block 3.

Both the propagation and sensitization searches use guidance mechanisms to reduce the search cost. The searches are




Figure 1.1 SCIRTSS Flow Diagram

conducted over control and user-specified data input only and consider only one fault at a time.

Blocks 1 and 4 in Fig. 1.1 are the d-algorithm and elemental simulator, respectively, that are incorporated into If a fault is ever to cause malfunction, there must SCIRTSS. be some state of the machine for which the outputs are in error or the next states of the good and faulty machines differ. If the set of untested faults and a circuit inter-connection list are given, a modified d-algorithm can find states for which the faults will cause erroneous next states or outputs. This d-algorithm treats the circuit as if it were combinational by considering its behavior for only one clock period. The test vectors returned by the d-algorithm are converted into primary inputs and "present" states and the test generation problem becomes reaching one of these present states. Inputs are selected heuristically and the response of the machine is simulated with the AHPL simulator until the search for a sequence of input vectors to move the machine to one of the goal states is successful. Once this happens, SCIRTSS enters the fault propagation mode to extend the effect of the fault to a primary output. Inputs are again selected heuristically and the machine is simulated in a search of the control state graph until a sequence of input vectors is found which will move the fault to the output.

After finding a test sequence, it must be verified using the elemental simulator of block 4 in Fig. 1.1. This simulator

and the AHPL simulator are different in three aspects:

- a. The effect of using the faulty gate to perform register transfers in propagating the fault is only approximated in the AHPL simulator.
- b. The AHPL simulator uses a single machine and each variable may be 0, 1, D,  $\overline{D}$ , or X (unknown). The elemental simulator permits each variable to be only 0, 1, or X for a given machine, but simultaneously simulates the good machine M, and for each undetected fault  $f_i$ , a faulty machine M<sub>fi</sub>
- c. The AHPL simulator is about 25 times faster than the elemental simulator. This makes the trial and error searching practical in terms of computer time.

In block 4, Fig. 1.1, all other faults detected by the same input sequence are removed from further consideration. SCIRTSS checks the states of the good and faulty machines remaining for faults stored in flip-flops as a result of the input sequence just applied. If new faults are stored, the program continues in fault propagation mode. There is a point at which the set of untested faults is not empty, but none of the remaining faults have resulted in an error occurring in a register. The register transfer simulator is no longer useful at this stage for propagating faults to the output and SCIRTSS must reenter sensitization mode.

#### 1.3 Guiding Sensitization Search

SCIRTSS has been very effective in generating faults

for highly sequential circuits. Huey and Hill (1977) give some statistics to show the usefulness of SCIRTSS. The propagation search has produced consistent results throughout the history of SCIRTSS. Sensitization search, on the other hand, has not successful. This is due to the fact that sensitizabeen as tion mode searching occurs after SCIRTSS has run out of faults to propagate and the remaining faults are usually difficult to reach. Essentially, the sensitization search is confronted with the task of moving the machine into a small set of goal states which are inherently difficult to reach. Many highly circuit dependent heuristics were written to cope with this problem. Huey (1975) was the first to attempt to provide general purpose heuristic function and minimize the manual a effort required of a user in forming an input sequence. His proposals also improved the efficiency of the sensitization search.

يس بدر ساله بالدينية الدار المدر الدار

The question that is answered by the fault sensitization phase of SCIRTSS is "how can the states of the fault-free circuit and faulty circuit be differentiated?" For a given fault  $f_i$ , a sensitized path from  $f_i$  to a flip-flop FF<sub>i</sub> is determined by a combined state and input vector  $v_j = (X_j, Y_j)$  where  $X_j$  is the input to the combinational logic and  $Y_j$  is the flip-flop state. Of course,  $V_j$  may not be unique; thus, for  $f_i$  we have a set of vectors  $V_i = \{V_{i1}, V_{i2}, \ldots, V_{in}\}$  which determine the sensitized path. After the  $V_{ij}$ 's have been found by the modified d-algorithm, a sequence of input vectors must be found to move the machine from its present state to state  $Y_j$ . Finding this sequence of inputs is the sensitization search which can be regarded as a graph theoretical problem of finding a path from any of the starting nodes to any of a set of goal nodes, states that provide a sensitized path to an output or a flipflop. This search, like the propagation search, requires direction to be efficient.

The problem reduction graph approach of Huey (1975) has provided a guidance mechanism for the sensitization search whose effectiveness is independent of the circuit under test. In the problem reduction graph, the problem of reaching a goal state is resolved into subproblems which are in turn iteratively broken into subproblems terminating in simple problems. The nodes in the problem reduction graph are weighted and a heuristic value for each state encountered in the state space search is computed based on the weights of the nodes in the problem graph that are not satisfied by the search state. The problem graph also indicates input vectors associated with each control state. These input vectors are used together with the heuristic function to guide the sensitization search.

#### 1.4 Proposed Work

The problem reduction graph approach has demonstrated its effectiveness in guiding fault-sensitization searches for goal states in complex sequential circuits that are very difficult to reach. This approach is the first to provide a general purpose guiding mechanism for the sensitization search.

Is it the best? Using the idea.of analyzing a design

language description can a more efficient method be found? This research is an attempt to find out answers to these questions. Also, the problem reduction graph introduces the idea of "? links" which were not actually used in generating the heuristic function nor in the selection of input vectors to guide the search. It is our intention to study an efficient method of selecting input vectors to guide the sensitization search.

In studying how the heuristic cost function is derived from the problem reduction graph, it becomes apparent that the function is trying to measure the effect of satisfying a node on the overall desired goal of reaching a solution. Petri nets are graph models that have been used in various areas of computer science to study the interconnection properties of systems. It appears then that petri nets are also very suitable for measuring the effect of reaching one state in a state space search on the overall desired goal state.

This research presents the use of petri nets to model the register transfers and change of control states in a sequential machine described in a Computer Hardware Description Language with the aim of guiding fault-sensitization searches.

The next chapter develops the model and the following two chapters develop the guidance mechanisms for the sensitization searches. In Chapter five, four different circuits are used to test the method.

#### CHAPTER II

### PETRI NETS AS AN AID TO FAULT DETECTION

#### 2.1 Introduction

For each search state of the sensitization search, a cost value is computed and external input vectors are provided to the search program to guide the search. This combination of input vectors and heuristic cost values increases the efficiency of the search. Because the heuristic cost value must be computed for each node as it is generated, its computation must not be time-consuming, otherwise it will slow down the search. The external input vectors must be judiciously chosen for each state to minimize "trial and error."

Before the commencement of the sensitization search, goal states are defined by the d-algorithm as explained in section 1.2. These goal nodes can be broken down into subnodes and the subnodes broken down further until an essentially trivial node is reached. These subnodes are concerned with transferring vectors  $(a_1, a_2...a_n)$ , a:  $\varepsilon(0, x, 1)$  into given registers or moving the machine into a given control state and/ or applying an input vector  $(a_1, a_2...a_n)$  at a given control state. The problem can then be thought of as: "How can we

reach the goal node(s) starting from the trivial nodes?" In this chapter we present the technique of modeling the register transfers and change of control states in a given machine by a petri net.

By studying the relationship between the various "transitions" and nodes in the petri net for each machine state, we can derive an heuristic value for the given state. Also, input vectors to be applied at any given control state can be obtained from the petri net.

It is assumed the given circuit is described in a computer hardware description language (CHDL). For our discussion we use AHPL (Hill & Peterson 1978) due to familiarity.

#### 2.2 Background

"Petri nets" are graph models used to study the interconnection properties of concurrent and parallel systems. C.A. Petri (1962) proposed in his dissertation "Communication with Automata" that the basic phenomena of communication, such as the switching logic of totally asynchronous automata are representable by purely combinatorial-topological means. Thus, he proposed the construction of a net with more practical applicability in the design and programming of information processing machines than does the theory of abstract automata. Holt et al (1968) developed Petri's work to such a state that it is applicable to many areas in computer science.

Our purpose here is to use this modelling device to model the register transfers and state transitions that can


occur in a machine, given a set of goal nodes.


# 2.2.2 Firing Rules

Fig. 2.1(a) is a large-scale distributed system which interconnects many information processing elements or processors. For the purpose of studying the relationship between the interconnection and the overall behavior of the system, each information processing element may be represented by a module of the general form shown in Fig. 2.1(b). The vertical bar is called a "transition" while the circles are referred to as "places" or "locations." A petri net is the interconnections of such modules. Thus we may look upon a petri net as a directed bipartite graph wherein there is allowed a directed arc from a place or location to a transition, or from a transition to a place. In order to simulate the flow of control in a petri net, each place is marked with (that is, may have assigned to it) a non-negative number of tokens. We may think of a token as representing a datum, or denoting the presence of some condition or some control signal associated with its place.

The transition obeys the following rules:

- A transition is said to be "enabled" or "firable" if each of its input places contain at least one token,
- b. The "firing" of an enabled transition consists of removing one token from each of its input places, and adding one token to each of its output places.
  Fig. 2.2 gives an illustration.





NTY STATE

.





Fig. 2.1(b) Building Block






Figure 2.2 Firing of an Enabled Transition

c. Though it may fully be enabled, a transition cannot fire until directed to do so (by some outside control).

In summary, we may think of transition as an event which can fire (i.e., occur) if all places (conditions) input to that transition have tokens (are satisfied).

#### 2.3 Petri Net as an Aid to Guiding Sensitization Search

Given a set of goal nodes G( ), we can reduce them to subnodes, until we obtain a set of trivial or terminal nodes. Thus, for each set of goal nodes we can generate a petri net where the transitions correspond to register transfers or changes of control state. Remember that a transition is simply an event: a register transfer that must be done or a change of state of the machine from one control state to another. For our model we will define five types of transitions:

- Register Transfer: This type of transition models the change of state of a register; transferring a vector (a<sub>1</sub>,...,a<sub>n</sub>), a<sub>E</sub>(0,X,1) from one set of registers or input into a destination register.
- (2) Control: This type of transition models the change of control state of the sequential machine.
- (3) Simple Transfer: This type of transition models unclocked control states and terminal expressions. The transition that fires to fill the goal place (sec.
  2.3.1) belongs to this group.

- (4) Count: The count transition models the change of state of a counter.
- (5) Shift/Rotate: This transition type models the shifting and/or rotation of a given register.

Generally, all transition types, except type three, have an execution completion time associated with them. This timing requirement is included in our model because we are dealing with clocked sequential circuits: if all the conditions for loading a register are fulfilled at time t<sub>n</sub>, the register is loaded with the vector at the next clock period. Similarly, if conditions for change of control state are fulfilled during time  $t_n$ , the machine enters the next control state at time  $t_{n+1}$ . For slower memories, the reading (or writing) from memory is not completed until some units of time after the process was begun. Hence, this timing provision takes care of all timing requirements; in fact, the simple transfer (type three) is a special case in which the process is completed during the same clock period. This latter case correctly models the "NO DELAY" timing requirement of AHPL (Hill & Peterson, 1978).

For each transition in the petri net, we can associate a time unit t(i) which would indicate the number of time units that separate the transition and the goal. Why should we link the transition time to the goal place? This is done to give a measure of the time units that would elapse before the goal is filled with a token after a particular transition is fired. Remember that filling the goal place is our target and as such

every formulation takes into account the question "how easily can the goal place be filled?" In Fig. 2.3, taking  $P_1$  as the goal and assuming all transitions have execution completion time of one unit associated with them, then it can be seen that if  $t_1$  fires then the goal  $P_1$  would be filled; however, if  $t_4$  fires,  $t_3$  and  $t_1$  must fire before the goal can be filled. Thus the transition time of  $t_4$  is t(4) = 3 while the transition time of  $t_1$  is t(1) = 1. Of course, this assumes that the firing order is  $t_4 \neq t_3 \neq t_1$ .


Summarizing our discussion of the preceeding paragraphs, for each transition in the petri net generated for a given fault, we can associate two parameters:


- s =: the type of transition

#### 2.3.1. Types of Places

In our model, the places represent conditions or requirements which must be satisfied during a sensitization search. We can define five different types of places:

- a. Goal: This is a unique place in the petri net; it represents the condition of sensitizing the fault under consideration.
- b. Control: This type of place or location represents the requirement of moving the machine into a given control state.
- c. Register: Loading or transferring a predetermined vector a<sub>1</sub>, a<sub>2</sub>...a<sub>n</sub> a<sub>i</sub>c(0,1,x) into a register. Counter and shift registers are in this category.





- d. Input: Placing a vector a<sub>1</sub>, a<sub>2</sub>...a<sub>n</sub> on an external input.
- e. Output: This type of place models the condition of a vector a<sub>1</sub>,a<sub>2</sub>...a<sub>n</sub> appearing at the external output.

These conditions will be shown just outside the circles as in Fig. 2.4(a). Since the machine can only be in one and only one control state at any given time, and a register can only be loaded with one vector in any given control state, the places in the petri net can only have a maximum of one token at any time. When a condition is fulfilled, the appropriate place is filled with one token.

Some places in the petri net will have more than one incoming arc. This means that the condition represented by the place can be fulfilled or satisfied from <u>any</u> of several transitions. For example, for a register AR to be loaded with a vector  $a_1a_2...a_n$ , the machine must be in either control states 1, 3 or 5. In each control state, when some condition is fulfilled, then AR is loaded. In control state 1, this occurs when register IR contains  $a_1,a_2...a_n$ . In control state 5, an input vector  $a_1a_2...a_n$  is applied. Fig. 2.4(b) illustrates this condition. Of course,  $t_1$ ,  $t_2$ , or  $t_3$  can only fire when their respective places are filled.

To differentiate the goal place from all other places in the petri net, we use the visual representation shown in Fig. 2.4(c). The input places to  $t_1$ ,  $t_2$  and  $t_3$  are the test vectors generated by the d-algorithm any of which would cause an erroneous next state to result from the presence of the




Figure 2.4 Petri Nets Illustrating Different Types of Places

fault. If any of the transitions  $t_1$ ,  $t_2$  or  $t_3$  are fired, then the goal place is filled which implies the fault is sensitized.

# 2.3.2 Formal Definition of Petri Net for Guiding

# Sensitization Search

Although petri nets have many properties like reachability, liveness, and safeness (or boundaries), most of the work reported on the properties of petri nets are concerned with subclasses of petri nets (such as "marked" graphs). We do not intend to investigate any of these properties in our model; rather our aim is to develop a means of guiding the sensitization search from the petri net generated for a given fault, given the CHDL description.

Before giving a formal definition of our model, we define the state of a petri net: A token distribution in a petri net is called a <u>marking</u> or <u>state</u>. Initially, each place has a status (full or empty) referred to collectively as marking M.

We have now presented all the material needed for a formal definition of a petri net as an aid to computing heuristic values for guiding sensitization search:

For a given fault we define a petri net as a quintuple:

 $P = \{G, T, P_N, P_T, M_n\}$ where G = set of test vectors returned by the d-algorithm, each of which will cause an erroneous next state to result from the presence of the fault. T = the set of transitions.


- $P_N =$  the set of non-terminal places or locations from which further subnets can be generated.  $P_m =$  the set of terminal places.
- M<sub>n</sub> = marking or state of the petri net. Usually one will be interested in the state just after the machine has been driven into a search state Si.

Generally  $P_N \cap P_T = \emptyset$ , the null place and we will often denote  $P_N \cup P_T$  by P, the set of all places in the petri net.

# 2.4 Generating the Petri Net from AHPL

The petri net generation process starts with the goal states returned by the d-algorithm. The way(s) in which these goal places can be filled is generated using the knowledge of the hardware for the control states, registers, inputs and memories which are available in the AHPL description statements. For example, if the d-algorithm returns (AC: XIOX, IR: IXX) and (AC: 10XX, IR: 1XX), we would have the net shown in Fig. 2.5(a).  $t_1$  and  $t_2$  are the transitions which fire to fill the goal place with a token. By our model, it needs either  $t_1$  or  $t_2$  to fire to have the goal place  $P_1$  filled. We must now generate the remaining portions of the petri net from P<sub>2</sub>, P<sub>3</sub> and P<sub>4</sub>.

There are three different types of expressions in the AHPL description from which the remaining portions of the petri net must be generated:



·

Figure 2.5(a) Setting Up the Goal Places




Figure 2.5(b) Expanding the Goal Places

26

. . . .

· .

- 1. Condition expressions
- 2. Register Transfer expressions
- 3. Control Branch expressions

A good discussion of how these expressions are handled is given in SCIRTSS (Huey, 1975, pp. 24-35) and will not be given here in detail.

Equation 2.1 contains condition expressions which must be satisfied before a register transfer can take place.

K. AC 
$$\leftarrow (\overline{IR}_1 \wedge IR_2 \wedge \overline{AC}) \vee (IR_1 \wedge \overline{IR}_2 \wedge B)$$
 (2.1)

It simply means that if  $IR_1$  is zero and  $IR_2$  is one, then transfer the complement of the contents of register AC into register AC; however, if  $IR_1$  is one and  $IR_2$  is zero, the contents of register B are transferred into register AC. Of course, this can only be done at control K. Assuming IR is a 3-bit register, then the condition  $\overline{IR_1} \land IR_2$  is translated into the condition IR:O1X; similarly  $IR_1 \land \overline{IR_2}$  becomes the condition IR:IOX. Notice that these conditions are not dependent upon the values in any of the specified registers; that is, the conditions are invariant with respect to the goal places. We will return to this point a little later.

For the sake of generality, equation 2.1 is rewritten as in equation 2.2 where  $IR_1$  is replaced by a and  $IR_2$  by b; a and b are in effect control variables.

K. 
$$AC \leftarrow (\overline{a} \land b \land \overline{AC}) \lor (a \land \overline{b} \land B)$$
 (2.2)

Given equation 2.2 which is a register transfer expression and the goal nodes of Fig. 2.5(a), our task is to find transitions and their input places such that if the transitions are fired, places  $P_2$  and  $P_4$  would be filled with tokens; that is, register AC would be loaded with the vector X10X or 10XX. From the register transfer expression of equation 2.2, we see that AC can be loaded with a required vector  $C_1C_2C_3C_4$  in one of two ways:

1. If the machine is in control state K and AC

contains  $\overline{C}_1 \overline{C}_2 \overline{C}_3 \overline{C}_4$ 

or 2. If the machine is in control state K and register B contains  $C_1C_2C_3C_4$ . For the first case the condition ab:10 must be satisfied while ab must be 01 in the second case. We thus need two transitions  $t_3$  and  $t_4$  to expand the goal place AC:X10X. Each one of these transitions has input places as shown in Fig. 2.5(b). The place AC:10XX is expanded in a similar fashion. Transitions  $t_3, t_4, t_5$  and  $t_6$  are transitions of type one since they all model the register transfer which takes place if all the conditions are fulfilled one time period earlier.

Places  $P_5$ ,  $P_6$  and  $P_7$  are all input places to the same transition and they will be called brothers. Transition  $t_3$  is a descendant of transition  $t_1$  since if  $t_3$  is fired and place  $P_3$ is filled with a token, then  $t_1$  can fire assuming all other conditions are fulfilled. More generally, a transition  $t_j(t_i)$ is said to be a descendant (ancestor) of a transition  $t_i(t_j)$  if  $t_i$  can be ultimately fired after the firing of  $t_j$  (after

progressing through some further firing, if necessary). In particular,  $t_j(t_i)$  is an immediate descendant (ancestor) of  $t_i(t_i)$  if an output place of  $t_i$  is an input place to  $t_i$ .

After the goal places have been expanded as in Fig. 2.5(b), the new register places generated are also expanded by the same reasoning.

The third type of expression in AHPL is the control branch expression. There are two ways control can pass from one control state K to another.

a. Unconditionally:

K. → (i)

b. Conditionally:

 $K. \rightarrow (a,b,c,\ldots)/(i_1,i_2,i_3,\ldots)$ 

In the first case, control passes from control state K to control state i without any condition. This often happens after a register transfer or some other action takes place in control state K. The machine is then sent to control state i to initiate some other action. The second case of transfer of control occurs only when a given condition is fulfilled. In the example given above, control passes from control state K to control state  $i_1$ ,  $i_2$ , or  $i_3$  depending on whether the condition a, b or c is fulfilled.

In order to represent these two types of control branch expressions in the petri net, we classify two types of control transitions:

1. Type 2a: Conditional control transition

2. Type 2b: Unconditional control transition. Where we have conditional change of control state, each member of the set  $\{i_1, i_2, i_3, ...\}$  becomes an output place of a transition  $t_{c1}$ ,  $t_{c2}$ ,  $tc_3$ , respectively, whose input places are control state K and the respective conditions: a,b,c,...

Control can pass from more than one control state to control state i unconditionally in a given circuit. To follow the rules of transition firing, this has to be modelled as shown in Fig. 2.6(a) so that if any of transitions  $t_{c1}$ ,  $t_{c2}$ ,  $t_{c3}$  fires the place CS-K is filled. This accurately models the hardware behavior but can lead to a proliferation of transitions. For this reason, we choose the representation of Fig. 2.6(b) which violates the general firing rule. For this type of transition (type 2b), if <u>any</u> of the input places is filled, the transition becomes firable. This is justifiable since a transition is modelling a change of control state and we are interested only in the firing of the transition.

Notice that the control state expansion is completely invariant with respect to the goal places; that is, it is not dependent on where the fault is located in the machine.

After discussing how subnets are generated from control branch and register transfer expressions, one may ask "how are the firings of transitions derived from these expressions handled?" In section 2.2, we gave the firing rules of a transition: firing an enabled transition consists of removing one token from each of its inputs and adding one token to its output




Figure 2.6(a)




Figure 2.6(b) Unconditional Control Transition

place(s). Since register transfer in AHPL is non-destructive and the conditions for a control state transition remain after the change of control state, there seems to be a problem with our model! As will be explained in Chapter three, we are mainly interested in transitions that have fired during each sensitization state. Hence, we care only about the output places of transitions that are fired. In section 3.3 we introduce the notion of implied transition firing; the discussion in that section will give a good understanding of why we do not take pains to model the non-destructiveness of register transfers nor restore the condition tokens for control state transition.

# 2.5 Complete Petri Net

We use the AHPL described circuit of Fig. 2.7 to illustrate the generation of a full petri net from the circuit description.

The set of goals which would sensitize the fault is:

#### 10111XX11XX XX0XXXX01XX

From the AHPL declaration syntax, AC:11XX, MDR: 11XX and IR: 101 are input places to transition  $t_1$  while IR:XXO and AC:01XX are input to transition  $t_2$ . Any of  $t_1$  and  $t_2$  firing fills the goal place with a token and the fault is sensitized. There is no time delay involved, hence  $t_1$  and  $t_2$  are simple transfers of type 3. The first stage of our net is shown in Fig. 2.8(a).

MODULE: SP MEMORY: IR[3]; MDR[4]; AC[4] INPUT: INP[4]

OUTPUT: MOR

·

1. 
$$IR \neq \alpha^{3}/INP$$
  
 $\Rightarrow (INP_{4}, \overline{INP}_{4})/(1,2)$   
2.  $\Rightarrow (IR_{3}, \overline{IR}_{3})/(3,7)$   
3.  $\Rightarrow ((\overline{IR}_{1}\Lambda \overline{IR}_{2}), (\overline{IR}_{1}\Lambda IR_{2}), (IR_{1}\Lambda \overline{IR}_{2}))/(4,5,6)$   
4. MDR  $\Rightarrow INP;$  MOR  $\Rightarrow AC$   
 $\Rightarrow 1$   
5.  $AC \neq INP$   
 $\Rightarrow 1$   
6.  $AC \neq AC \Lambda$  MDR  
MOR  $\Rightarrow AC$   
 $\Rightarrow 1$ 

7. AC 
$$\leftarrow \uparrow$$
 AC  
MOR  $\leftarrow$  AC  
 $\rightarrow 1$ 

Figure 2.7 AHPL Description of Example

. .




Figure 2.8(a) First Stage of the Petri Net Generation

.

At the second stage, we start by searching for a solution to the question "how can place  $P_1$  be filled with a token?"  $P_1$  filled with a token means that the register AC has been loaded with the vector 11XX. There are two alternate ways of doing this:

- a. In the first case, if a transition t<sub>3</sub> with input places INP:llXX and CS·5 is fired, then at the next clock period, the contents of AC will be llXX. Hence t<sub>3</sub> has transition type 1; that is register transfer and its transition time is one.
- b. Alternatively, if a transition  $t_4$  with input places CS.6, AC:11XX and MDR:11XX is fired. Transition  $t_4$  also has transition time one and is of type one.

Notice how, for example, the input places MDR:X1XX and AC:01XX are obtained from the "and" operation of control state 6 since the output place is AC:01XX and we have logical AND of registers AC and MDR, we specify the vector  $a_1a_2a_3a_4$  to correspond to the desired goal and then determine what the contents of MDR must be to give the correct result.

With this reasoning, we obtain the second stage of the petri net as shown in Fig. 2.8(b).

Now that we have encountered control states as places, we shall explain how these are treated before going on with the complete net generation. As discussed in the section 2.3, control branch expressions are completely invariant with respect




Figure 2.8(b) Second Stage of Generation of Example Petri Net

36

i

to the goals. These control subnets are generated before the generation of the full petri net. To generate the subnet corresponding to a control state, we use the same reasoning: how can I get to control state K? In the example circuit under discussion, this is almost trival. Fig. 2.9 shows the subnet for control states six and one. It is appropriate to show here one subnet from one of the example circuits discussed in Chapter Five. This is the control state nineteen subnet of case four, the four-bit microprocessor. This subnet in Fig. 2.10 is complex compared to our example circuit of Fig. 2.7.

When the decision to add the subnet of a control state to a main petri net is made, the linking step consists of adding the transition time of the output of the control state place to the transition time of the transition to which the control state is output. In this case, if we are linking CS.6 in Fig. 2.9 to transition  $t_4$  in Fig. 2.8b, we would add the transition time of  $t_4$  to the transition time of CS.6.

To complete the petri net generation, we would link the subnets for control states 1,4,5 and 6 to  $t_3, t_4, t_5, t_6, t_7$ ,  $t_8$  and  $t_9$  in Fig. 2.8(b). After expanding the goal places we have the complete petri net shown in Table 2.1. The name of each place is given in Table 2.2.




Figure 2.9 Subnets for Control States One & Six




Figure 2.10 A Complex Control State Subnet

۰.

Transition	Output Place	Input Places.	Transition Time
1	PO	P1,P2,P3	0
2	PO	P <sub>4</sub> ,P <sub>5</sub>	0
3	Pl	P6,P7	l
4	Pl	P <sub>1</sub> ,P <sub>2</sub> ,P <sub>8</sub>	1
5	P2	P9,P6	1
6	P3	P <sub>11</sub> ,P <sub>12</sub>	l
7	$P_4$	P <sub>11</sub> , P <sub>22</sub>	1
8	P <sub>5</sub>	P7,P13	1
9	P <sub>5</sub>	P5,P8,P14	1
10	P <sub>7</sub>	P10,P15	2
11	P <sub>15</sub>	P <sub>11</sub> ,P <sub>13</sub>	3
12	P8	P10,P16	2
13	Plo	P <sub>17</sub> ,P <sub>23</sub>	3
14	P <sub>23</sub>	P11,P18	4
15	P16	P <sub>11</sub> ,P <sub>19</sub>	3
16	Pg	P10, P20	2
17	P <sub>20</sub>	P <sub>11</sub> , P <sub>21</sub>	3
t <sub>18</sub>	Pl	P <sub>23</sub> , P <sub>25</sub>	1
t <sub>19</sub>	P <sub>5</sub>	P <sub>23</sub> ,P <sub>24</sub>	1

· · · · ·

Table 2.1 The Petri Net Listing for Figure 2.7

•

.

.

Place	Name	Place ·	Name
PO	Goal	P <sub>13</sub>	INP:01XX
P <sub>1</sub>	AC:11XX	P <sub>14</sub>	MDR:01XX
<sup>P</sup> 2	MDR:11XX	P <sub>15</sub>	IR:01X
P3	IR:101	P16	IR:10X
P <sub>4</sub>	IR:XX0	P <sub>17</sub>	CS.2
P <sub>5</sub> .	AC:01XX	P18	INP:XX1X
<sup>Р</sup> 6	INP:11XX	P19	INP:10XX
P <sub>7</sub>	CS.5	P <sub>20</sub>	IR:00X
P8	CS.6	P <sub>21</sub>	INP:00XX
Pg	CS.4	P <sub>22</sub>	INP:XXOX
P10	CS.3	P <sub>23</sub>	CS.7
P11	CS.1	P <sub>24</sub>	AC:X01X
P <sub>12</sub>	INP:101X	P <sub>25</sub>	AC:X11X

Table 2.2 Place Listing for Table 2.1 and Figure 2.8(b)

# 2.6 <u>Summary</u>

In section 2.3 we defined a petri net as an aid to quiding sensitization searches and followed this up with an example in section 2.4. As noted in the background information of section 2.2, petri nets have been used to model various systems and can thus be used to model the machine of Fig. 2.7. It is not the subject of this work to show how a petri net can be used to model a machine itself, given the CHDL description; however, we would point out that such a model would be very different from the model of section 2.3. The latter is based on the notion of a goal place and is an attempt to model the change of control states and register transfers that must take place to fill the goal place with a token. It is thus dependent on the particular fault under consideration. Most of the places are dependent on the goal state; the only exception being the places that are responsible for control state branching. and conditional register transfer.

#### CHAPTER III

# HEURISTIC FUNCTION DEVELOPMENT

# 3.1 Introduction

In SCIRTSS, both the processes of fault-propagation and fault sensitization are accomplished by an heuristic graph search. The use of heuristic evaluation functions to direct the search of state-space graphs has been studied by many authors (see, for example, Hart et al, 1968 and Michie and Ross, 1970). Nilson gives a good treatment of the different ideas on which these evaluation functions are based. SCIRTSS assigns a weight to each node as it is reached. This weight is given by

# W = G + wH

"where G is the minimum number of transitions from the initial node state to the node, H is some heuristically determined value, and w is a constant indicating the relative importance of H in computing the total weight" (Carter, 1973).

In this chapter we present the development of a heuristic function from the Petri net to guide the sensitization search. First, we present the tools that are needed in developing

the heuristic function; then the several ideas considered are presented.

3.2 State Equation of a Petri Net

Although the mathematical properties of petri nets have not been well exploited, we have found the state equations a useful tool in developing a heuristic function for guiding the sensitization search.

Throughout this chapter, the reader is reminded that we have the "natural" functioning of petri nets presented, followed by our application.

Let p and t denote the numbers of places and transitions in a petri net, respectively.

<u>Defn. 3.1</u>: A marking or state vector,  $M_{K}$ , is a p x l column vector of non-negative integers. The jth entry of  $M_{K}$ ,  $m_{j}$  denotes the number of tokens on place j immediately prior to the Kth firing.

In the natural functioning of the petri net, it is customary to progress through a series of firing sequences; thus, we can speak of the "Kth firing." M<sub>o</sub> denotes the initial marking or state.

<u>Defn. 3.2</u>: The Kth "firing" or "control" vector,  $V_K$ , is a t x l column vector of l's and 0's. The i<sup>th</sup> entry of  $V_K$  is one only if transition i is to be fired at the K<sup>th</sup> firing opportunity.

Let  $A^{-} = [a_{ij}]$  be a t x p matrix having  $a_{ij}^{-} = 1$  if place j is an input place for transition i; otherwise  $a_{ij}^{-} = 0$ .

 $A_{ij}^{+}$  is similarly defined with  $a_{ij}^{+} = 1$  only if place j is an output place of transition i.

<u>Defn. 3.3</u>: The matrix  $A = A^+ - A^-$  represents the token changes

in each of the p places when transition i fires once. The state equation:

$$M_{K+1} = M_{K} + A^{T}V_{K}, K = 0, 1, 2, ... (1)$$

gives the marking  $M_{K+1}$  resulting from marking  $M_{K}$  by the K<sup>th</sup> firing vector,  $V_{K}$ . T implies matrix transpose operation.  $M_{K} + A^{T}V_{K} \geq 0$  for each K.

An example will make these definitions clearer.

Example 1: For the petri net of Fig. 3.1 the A<sup>-</sup> and A<sup>+</sup> matrices are:

			l	2	3	4	5
		tl	0	1 0 0	1	4 0 1 1	0
A-	=	t <sub>2</sub>	0	0	0	1	0
		t <sub>1</sub> t <sub>2</sub> t <sub>3</sub>	٥	0	0	1	1
			1	2	3	4	5
		tl	l	0	0	0	0
A <sup>+</sup>	=	t2	о	1	0	0	0
		t <sub>1</sub> t <sub>2</sub> t <sub>3</sub>	1 0 0	0	l	0	5 0 0 0





Figure 3.1 Petri Net for Example 3.1



.

Example Petri Net for Illustrating Transition Firing

The matrix A is

					[ī	-1	-1	0	0
A	=	A <sup>+</sup> -	Α	Ξ	0	1	0	0 -1 -1	0
					0	. 0	1	-1	-1

The initial marking  $M_0 = [0 \ 0 \ 1 \ 1]^T$ . The marking  $M_1$  resulting from firing  $t_2$  and  $t_3$  is:

0		0			0	0		_
1		0		-1	l	0	<b>□</b> □	Ī
1	=	0	+	-1	0 -1	l	1	
_0 _0		1		0	-1	-1	1	
0		1		_0	0	-1		

For the petri net generated for a given fault, we are interested in transitions that have been fired after driving the machine into a search state S. Thus, we shall let  $M_S$  denote the marking or state vector after reaching state S. Then  $M_{S+}$  denotes the marking vector after all firable transitions have been fired.

The state equation of a petri net for a given fault is now written as:

$$M_{S+} = M_{S} + A^{T}V_{S}$$
 (2)

where A is the matrix defined in Defn. 3.3 and  $V_S$  is the firing or control vector, at search state S, that defines which transitions are to be fired. During the sensitization search, starting from the initial state, each unique state is numbered and called a node. Hence, the marking vector  $M_S$  can also be written as  $M_i$  where i is the node number that is associated with search state S.  $M_S$  gives the conditions fulfilled at search state S. In our model, there is a transition time associated with all but the type 3 transition (section 2.3). For this type of transition, if all the input places are filled with tokens, it is fired. This is not the case with all other types of transitions; they require time. For example, if conditions for loading a register are fulfilled at search state S, the register will be loaded during the next clock period. Thus,  $M_{S+}$  in equation (2) will add the outputs of those transitions that have no time associated with them to the state vector  $M_S$ .

To compute  $M_{S^+}$ , we have two choices: either use the arithmetic and matrix operation of equation (2) or use the data structure of the petri net together with the information in the search state S to derive  $M_{S^+}$ . In the former case, we have to deal with large sparse matrices  $A^+$ ,  $A^-$  and A. When the algorithm was written, it was apparent that there would be a waste of computer memory. Hence, we chose the second alternative: relying on the data structure of the petri net and the search state to derive  $M_S$  and  $M_{S^+}$ . The algorithm for doing this is shown in Fig. 3.3. The first section of the algorithm compares the present machine state and register contents with the




Figure 3.3 Derivation of Marking Vector

.....

i

ļ

in each place in the petri net. This portion of the algorithm is, of course, similar in the problem reduction graph (page 75, Huey, 1975). The second section tests if all the input places of a transition are filled with tokens. If so, the output place of the transition is filled with a token (the transition fires) if the transition is of type 3.

# 3.3 Implied Transition Firing

In the application of petri nets to fault detection, we are interested in the goal place being filled with a token. Thus, if any place, say  $P_2$  of the net in Fig. 3.2 is filled, we have to be concerned with which transitions were fired or can be inferred to be fired for that particular place to be filled with a token. For  $P_2$ , either  $t_2$  or  $t_3$  or both might have been fired at the K<sup>th</sup> firing for it to be filled. After  $P_2$  is filled, only  $P_3$  must be filled for  $t_1$  to be fired, filling the goal place with a token. Hence, after the K<sup>th</sup> firing, once  $P_2$  is filled, we will consider all transitions that are descendants of  $P_2$  to be fired since they are of no interest. A transition descendant of a place is a transition that fires to have the place filled with a token. In Fig. 3.2,  $t_2$  and  $t_3$  are both descendants of  $P_2$ . By similar reasoning, transition  $t_4$  is an (immediate) descendant of  $t_2$  and  $t_3$ .

The marking vector  ${\ensuremath{\text{M}_{K^+}}}$  after the  $\ensuremath{\text{K}^{\text{th}}}$  firing for Fig. 3.2 is

 $M_{K+} = [0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0]^{T}.$ 

Recall that this gives the places that have been filled with tokens after the  $K^{th}$  firing. From  $M_{K+}$ , we can find all transitions in the petri net that were fired or can be inferred to be fired. We define a new vector  $R_{K}$ :

<u>Defn. 3.3</u>: The K<sup>th</sup> transition status vector  $R_{K} = \{r_{i}\}$  is a l x t vector having entries  $r_{i}$  where

$$r_{i} = \begin{cases} 1 & \text{if transition i was fired or can be inferred} \\ & \text{to be fired during the } K^{\text{th}} \text{ firing.} \\ 0 & \text{otherwise.} \end{cases}$$

The notion of implied transition firing is actually related to the heuristic function development which is presented in section 3.4. When a set of places is filled at a search state S, then we attempt to identify the set of transitions which need no longer be considered as being necessary to fire before filling the goal place with a token. Put in another way, if say  $P_2$  of Fig. 3.2 is filled with a token, then we pose the question: "Starting from the terminal nodes and transitions, which transition firing sequence might have caused  $P_2$  to be filled with a token?" In this case it must have been the sequence  $t_4 + t_3$  or  $t_4 + t_2$ . The notion of implied transition firing is not found in the natural functioning of the petri net.

What happens if there are loops in the petri net? This is simply dealt with during the construction of  $R_{K}$ , the transition status vector.  $R_{K}$  is derived from  $M_{S+}$ ;




Figure 3.4 Dealing with Loops in the Petri Net




Figure 3.5 Derivation of R<sub>k</sub>

during the derivation process we enumerate descendant transitions of a place that is filled with a token. During the enumeration process if any transition is already marked in  $R_K$  the whole process is terminated. In Fig. 3.4, if  $P_2$  is filled, the algorithm of Fig. 3.5 which derives  $R_K$  would detect a loop between the transitions  $t_2$  and  $t_4$ . Since  $t_2$  is the transition descendant of  $P_2$ , it is marked first in  $R_K$ . The immediate descendant of  $t_2$  is  $t_3$  while  $t_4$  is the immediate descendant of  $t_3$ . In attempting to mark the immediate descendant of  $t_4$  (which is  $t_2$ ), it is discovered that  $t_2$  is already marked and the process is terminated.

# 3.4 The Heuristic Function

For each node that is reached during the sensitization search, we would like to compute a heuristic cost value based on information from the petri net. Our aim is to indicate which node is most likely to be useful in finding the goal node. For sensitization search state S, we seek to minimize the heuristic cost function H(S); then for all nodes that are candidates for expansion, we choose that which has the minimum cost value H(S) as the most promising.

For each search state S, our main concern is: how can the machine be moved nearer the goal from state S. This question must be answered from the petri net. Three options seem appealing, either:

> a. use the places that have been filled in the petri net at search state S,

- b. use the transitions that have been fired at state S, or
- c. use a combination of both the places and transitions

as an indicator of nearness to the goal. The background discussion of section 2.2 on petri nets will be helpful in understanding the present discussion. Remember that we use petri nets to model "conditions" represented by places and "events" represented by transitions.

To use both the places filled and transitions fired as our indicator of nearness to the goal, i.e., to compute H(S) would be superfluous since the module of Fig. 2.1 represents an information processing element.

When a place is filled with a token, it indicates a condition has been fulfilled. Hence, it is possible to use the places (conditions) filled with tokens (fulfilled) to indicate how near we are to the goal. However, to be dealing with the places instead of the transitions, we have to spend more time detecting loops between places and this can slow down the search. Also, in the petri net, it is more natural to be concerned with the firing of transitions and transition firing sequence.

The firing of a transition indicates an "activity" has taken place--in our model there has been, say, a change of control state, for example. Our interest is to indicate how this affects the overall behavior of the machine, for that matter, how near we are to the goal. From these considerations, we choose as our basic measure, the number of fired transitions in the petri net.

The transition status vector,  $R_{K}$  defined in Defn. 3.3 actually constitutes a mask on the transitions in the petri net that are no longer of interest to us; we might think of these transitions as having been fired already. Hence, for each search state S, we can compute the heuristic cost function as:

$$H(S) = N_{t} - \sum_{i=1}^{Nt} r_{i}$$
(3)

where  $N_t$  is the total number of transitions in the petri net  $R_K = \{r_i\}$  is the transition status vector.

Consider Fig. 3.6. If for state A,  $P_2$  is filled, then the marking vector  $M_{A+}$  is

 $M_{A+} = [0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0]^{T}$ 

The transition status vector would be derived as explained in the previous section to be

 $R_{K} = [0 \ 1 \ 1 \ 1 \ 0]$ 

then

H(A) = 5 - 3 = 2.

If, on the other hand, state B has  $P_5$  filled with a token we would have:

$$M_{B+} = [0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 0 \ 0]^{T}$$

and  $R_{K} = [0 \ 0 \ 0 \ 1 \ 0].$ 

H(B) would be computed as:

H(B) = 5 - 1 = 4, indicating the importance of state A over state B.

The simple expression of equation (3) is not satisfactory when a terminal place of a transition is filled with a token but the transition itself is not fired. Specifically, in Fig. 3.6, if for state A,  $P_4$  and  $P_6$  are filled with tokens, then

 $M_{A+} = [0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0]^{T}$ 

and  $R_{K} = [0 \ 0 \ 0 \ 0]$  since no transition was fired. Now, if for state B, no place of the petri net is filled with a token, then

 $M_{B^+} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}$ and  $R_K = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 \end{bmatrix}$ .


For both states A and B, the heuristic function computed from equation (3) would be:

H(A) = H(B) = 5.

Intuitively, state A should be nearer to our desired goal than state B.

This suggests that terminal places must be given special treatment in the computation of H. The modified expression for H now becomes:

$$H(S) = N_{t} - \begin{bmatrix} \Sigma & r_{i} + \Sigma & \frac{\delta}{n_{j}} & m_{j}^{+} \end{bmatrix}$$
(4)  
$$i=1 \qquad j_{\Sigma}P_{T} \qquad n_{j}$$



. .....

Figure 3.6 Petri Net for Illustrating Heuristic Function Computation

where

 $M_{S}^{+} = \{m_{j}^{+}\} \text{ the marking vector after all transitions} \\ \text{have been fired in state S} \\ n_{j} = \text{number of brothers of P}_{j} \\ \delta = \begin{cases} 0 & \text{if P}_{j} \text{ is an input to any member of R}_{S} \\ 1 & \text{otherwise.} \end{cases}$ 

The last term of equation (4) is the one that computes contributions from terminal places that are filled but their associated transitions have not been fired. The  $\delta$  factor takes care of this situation. It is assumed that for a transition to fire, each filled place contributes a fraction  $1/n_i$  where  $n_i$  is the number of places input to that transition.

Applying equation (4) to the two states A and B mentioned in the previous paragraph, with:

 $M_{A}^{+} = \begin{bmatrix} 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \end{bmatrix}^{T}$   $R_{K}^{+} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 \end{bmatrix}$ and  $M_{B}^{+} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}$ 

 $R_{K}^{+} = [0 \ 0 \ 0 \ 0 \ 0].$ 

Using equation (4) we have


 $H(A) = 5 - [0 + \frac{1}{2} + \frac{1}{2} + \frac{1}{2}] = 3.5$ and H(B) = 5 - [0] = 5.

which indicates correctly the importance of state A over state B. Note also how the function treats the importance of terminal place  $P_6$  which is an input place to more than one transition.

## 3.4.1 Counter and Shift/Rotate Transitions

In chapter two we introduced the count transition; this is a transition that models the change of state of a counter. Similarly, the shift/rotate transition models the change of state of a shift register. The model of the counter transition shown in Fig. 3.7(a) is actually a compression of what would be a series of transitions and places. Consider a counter that counts from 0 to 4. There is a change of state of the counter, that is, a transition whenever the required conditions are fulfilled (i.e., the condition place is filled with a token). Thus, if the counter is in state 0, and if the condition place is filled, the transition  $t_1$  will "fire" during the next clock period. This must be repeated four times before the desired state KNT:100 can be reached (Fig. 3.7 b). This suggests that when a counter transition is included in the petri net, we increase the number of transitions in the petri net by the number of times the counter must count before reaching its goal state. For Fig. 3.7(b), we might have to increase the number of transitions by 4.

This approach would not give an accurate guidance to our search routine. If, for example, a counter is enabled and loaded with 0110 (binary six), counts to 1010 (ten), and then is disabled, and we then add 15 = 16 - 1 to the total number of transitions, we have not given an accurate representation of the counter operation. Thus, the heuristic function computed on this basis would be misleading.




•

.

•

(i) Unconditional Count Transition



(ii) Conditional Count Transition

(a)




Figure 3.7 Modelling Count Transition

An alternate and more accurate approach is to consider the output place of the count transition as a goal and then compare the state of the counter during the search with the goal. Let bd(i,s) be the arithmetic binary difference between the value in the counter at the present search state S and the goal state of the counter. Then

> $bd(i,s) = \bot(g_1...,g_n) - \bot(v_1...,v_n)$ where  $g_1...,g_n = goal state of the counter$  $<math>v_1...,v_n = value in counter i after the current$ search state S.

Obviously, if bd(i,S) is zero, then our goal is reached and  $t_c$  fires, hence the contribution from the counter transition is one. However, if  $bd_i$  is not zero, then we are a distance of bd(i,S) from the goal and the contribution from the count transition is

$$[1 - bd(i,S)/(g_1, \dots, g_n)].$$
 (5)

Note that although we have chosen the distance between the goal state of the counter and the value in the counter at state S to measure our nearness to the goal, we are in essence answering the question: "how far is the count/shift transition from firing?" Hence, it is the transition firing that is actually our measure of nearness to the goal. Accordingly, expression (5) takes on values ranging from zero to one.

For shift registers, we define bd(i,S) as the number of times the shift register must be shifted (left or right) from the present state S so as to satisfy the desired goal.


Shift registers and counters are very highly sequential circuits that are very troublesome in fault test generation, especially when they are buried. Expression (5) enables us to provide proper guidance at each state of the search; for ordinary registers we give guidance based on whether the register contains the correct vector or not; guidance for shift registers/counters goes further than that. If the shift register or counter does not contain the correct value, we compute how far it is from reaching the required value. Needless to say, it is impossible or very difficult to use the same criteria for ordinary registers.

Adding the contribution from the counter and shift/ rotate transitions, the heuristic cost function of equation (4) now becomes

$$H(S) = N_{t} - \begin{bmatrix} \Sigma r_{j} + \Sigma & \delta \\ i=1, i \neq c & j \approx p_{m} & nj \end{bmatrix} m_{j}^{+}$$

+  $\sum_{i \in C} (1 - bd(i, S) / \underline{\bot}(g_1g_2...g_n))$ 

where C = the set of count and shift/rotate transitions. The flow chart for computing the heuristic cost function is shown in Fig. 3.8.



\_\_\_\_\_\_

Figure 3.8 Heuristic Cost Function

Computation




Figure 3.8 cont'd

#### CHAPTER IV

#### INPUT VECTOR GUIDANCE

## 4.1 Introduction

In the last chapter we developed a guiding mechanism for a search by finding a heuristic value that enables us to indicate the nodes most likely to lead to the goal. The second guidance mechanism used in SCIRTSS is the reliance on user supplied input vector tables (Carter, 1973). SCIRTSS III attempts the selection of these input vectors automatically (Huey 1975, p. 81).

In sensitization searches a branch is made to each possible next control state from the current control state of the search node being expanded, if an input vector exists which satisfies the conditions of the control branch. Although the search routine itself generates part of the input vector needed to satisfy the control branch condition, we can derive information from the petri net to make this process more efficient. Also, the sensitization search can use a great deal of guidance where data inputs are concerned.

In a Computer Hardware Description Language like AHPL where each input-to-register transfer is associated with a control state, the input vector suggestions can be grouped by the control state at which each is to be applied. In this way, at any given control state an input vector can be readily available for use to increase the search efficiency. This has been the approach in SCIRTSS.

In the petri net generated we have places or locations that represent the condition of placing an input vector  $(a_1, a_2, ..., a_n)$   $a_i \in (0, 1, X)$  on an external input. The control states at which these places are filled with tokens can be readily obtained from the petri net. Most of these places or locations are invariant with respect to the goal or the fault under consideration as they are generated from control expressions. Hence, the control state associated with these places can be obtained in the form of subnets before the commencement of any sensitization search.

## 4.2 Selecting Input Vectors

In some circuits, many input vectors may be associated with a given control state. In SCIRTSS, when attempting to expand a node, the search routine applies each suggested input vector to all control branches. Thus, for a node that has m input vectors and n successor control states, the search

expands m x n next states. Hence, these input vectors must be judiciously selected to avoid misleading the search.

However, this selection process is not a trivial issue. In fact, each input place that appears in the petri net is important, for if a given input place is never filled, it may be impossible to reach the goal!

In our input vector selection process, we classify the input vectors according to the two main types of expressions in AHPL:

## Control Branch Expression

and Register Transfer Expression.

## 4.2.1 Control Branch Input Selection Procedure

Generally, a conditional control branch is made in AHPL depending upon

- a) some input signal, such as <u>ready</u>, <u>link</u>, etc. We call such a signal <u>control signal</u>.
- and/or b) the bit combinations in some register(s), many of which are loaded directly from the external inputs at some control state(s).

Both the control signals and registers that are responsible for branching from one control state to another appear in the petri net. In the case of control signals, we can select the values of these signals so as to prevent the generation of unnecessary nodes during the state space search. In particular, consider the examples

(i) k OUT 🕁 A

 $\rightarrow$  (ready, ready)/(k,j)

(ii) k A  $\leftarrow$  INC(A)  $\rightarrow (\overline{\Lambda/A} \wedge \text{ready}, \Lambda/A)/(k,j)$ 

In both examples, the machine waits in control state k until some condition is fulfilled. During the search, should this behavior be simulated? Not necessarily; for if we examine the register transfer at cs.k of example (i), it would be a waste of time to continue looping to control state k to be performing the same register transfer. On the other hand, it is essential to repeat the counter operation of example (ii). Hence the search must branch to cs.k whenever it enters control state k.

The examples of the preceeding paragraph indicate that we can control the control states that the machine branches to during the search in order to improve the search efficiency. This is done during the branching function generation. The petri net contains information on the control signals that cause branching from one control state to another. If the value of a control signal causes the machine to wait in any particular control state and neither a count nor shift operation takes place in that control state, then the machine is not allowed to loop in that control state during the search. Because we have the count and shift transitions in the petri net, these conditions are easily detected.


The more common method in which a conditional control branch is made in AHPL depends on the contents of some register, for example an instruction register in a computer. Many of these registers are loaded directly from the external inputs at some control states. Frequently there are too many input vectors to be applied at the respective control states and we have to choose only about two or three of these input vectors. The importance of properly selecting these input vectors is not hard to see: by leaving out some input vectors it may not be possible to visit some control states(s) and the penalty can be very high.

Ideally, we should select the input vectors such that it would be possible to visit all control states in the petri net. This philosophy is not without danger, however. In some cases, there may be more than one goal. Thus if <u>any</u> of the control states say,  $i_1$ ,  $i_2$ ,  $i_3$  is reached and the correct register is loaded then the search is successful. In this case, although many control states may appear in the petri net, it

seems appealing to select a subset of these control states and aim at reaching only members of this subset. This approach would nullify the advantage of having more than one goal and of course it is very difficult and time consuming to select a subset of control states. We aim at selecting the input vectors such that it would be possible to visit all the important control states in the petri net.


<u>Defn 4.1</u>: The Control State Branch Vector,  $B_{jk} = \{s_1, s_2, \ldots s_n\}$  is a set of input vectors  $s_i$ , that can cause a transfer from control state j to control state k. The set of all Control State Branch Vectors is denoted by  $B_k = \{B_{jk}, \ldots, B_{mk}\}$ .

The vector  $B_k$  should not be confused with the input vectors that can be applied at control state k. In the latter case, we have input vectors which, if applied when the machine is in control state k, causes some register transfer. The Control State Branch Vector,  $B_k$ , on the other hand consists of input vectors which are actually responsible for the machine ever branching to cs.k.  $B_k$  is derived from the control state subnets as shown in Fig. 4.1. In this figure, we mark all register places that have been encountered for easy identification when we are selecting input vectors in section 4.2.3. In the petri net, an immediate predecessor of a place i or location



......

**.** .



**.** ...

is a place j that is input to a transition that fires to fill place i with a token.

The vector  $B_k$  is independent of all faults and thus can be constructed once for all sensitization searches.

The next step in the Control Branch Input selection is the formation of a Common Transfer Vector.

Some input vectors in each  $B_k$  cover other input vectors in some  $B_i$ . Hence we define a common transfer vector,

$$F_L(k_1,k_2,...) = \{s_1,s_2,...s_3\} L = 1,2,3...$$

as the set of input vectors  $s_i$  that are common to control states  $k_1, k_2, \ldots$  The vector  $F_L$  is easily derived by checking if each input vector  $s_i$  in  $B_{k_1}$  covers any other input vector in  $B_{k_2}$ .

We give an illustration at this point. In the next chapter, we will present a 4-bit microprocessor as a case study. The Control Branch Vectors for this circuit are:

$$B_{14} = \{12, ics:XXX0; 15, ics:X01X, ics:X100; 10, ics:XXX0X\}$$

$$B_{15} = \{4, ics:X01X, ics:X000, ics:110X\}$$

$$B_{16} = \{4, ics:0110\}$$

$$B_{18} = \{4, ics:0111\}$$

$$B_{19} = \{15, ics:X100, ics:X101\}$$

$$B_{20} = \{15, ics:X000\}$$

There is a 4-bit input line, ics, that is used to load the Index Register. The machine has twenty control states. Those control states that are not directly controlled by input vectors do not, of course, appear in the Branch Vectors. The common transfer vectors derived from the  $B_k$ 's are:

F <sub>1</sub> (4,5,6,8,14)	= {ics:1001}
F <sub>2</sub> (4,5,10,12,14)	= {ics:1110}
F <sub>3</sub> (4,6,10,5,15,19)	= {ics:1101}
F <sub>4</sub> (4,5,10,14)	= {ics:1100}
F <sub>5</sub> (4,14,5,6,8)	= {ics:101X}
F <sub>7</sub> (4,15)	= {ics:X000}
F <sub>8</sub> (4,16)	= {ics:0110}
F <sub>9</sub> (4,18)	= {ics:0111}
F <sub>10</sub> (4,15,19)	= {ics:1100; ics:1101}
F <sub>11</sub> (4,15,20)	= {ics:0000}

Comparing the transfer vectors  $F_7$  and  $F_3$ , we observe that the input vector cs:X000 will cause a branch to control state 15 only while cs:1101 will cause a branch to control state 15 and control state 14. Hence the input vector cs:1101 can replace cs:X00 and we say that  $F_3$  has <u>overridden</u>  $F_7$ . To test those transfer vectors that have been overridden, we use the expression:

$$F_{i}(k_{1},k_{2}...) - F_{i}(k_{1},k_{2}...) \bigwedge F_{j}(k_{1},k_{2},k_{3},...)$$
(4.1)

for i = 1,2,...n; j = 1,2,...n; i  $\neq$  j where n is the number of common transfer vectors. If expression 4.1 is empty, then  $F_i$  is overridden by  $F_j$  and  $F_i$  is deleted together with its corresponding input vector.

The danger with the test of 4.1 is that the input vector picked would let the machine wander from one control state to another. For example, ics:X000 of  $F_7$  would branch from control state 4 to control state 15. However, since F3 overrides  $F_7$ , ics:1101 replaces ics:X000. In this case to reach control state 15, the machine might have to visit control state 14 before reaching control state 15! This is our dilemma: on the one hand trying to limit the number of inputs and on the other hand the "best" selected inputs periodically wandering from one control state to another. However, it is better to be able to visit many control states with a few input vectors than being unable to do so at all.

Applying the test of expression 4.1 to the Common Transfer Vector of our example, we have  $F_1$ ,  $F_4$ ,  $F_7$  and  $F_{10}$  overridden. The Reduced Common Transfer Vectors are:

F <sub>2</sub> (4,5,10,12,14)	={ics:1110}
F <sub>3</sub> (4,5,6,10,15,19)	= {ics:1101}
F <sub>5</sub> (4,5,6,8,14)	= {ics:101X, ics:1001}
F <sub>8</sub> (4,16)	={ics:0110}
F <sub>9</sub> (4,18)	= {ics:0111}
F <sub>11</sub> (4,15,20)	= {ics:0000}

Hence from the initial 20 Control Branch Input vectors, we have six vectors in the Common Transfer Vectors. Which one of these should be selected?

Our final reduction process calls for the removal of any control state that is common to all the Reduced Transfer Vectors. The resulting vector is called a "G Common Transfer Vector." For our example, we have

G <sub>1</sub> (5,10,12,14)	$= \left\{ ics: 1110 \right\}$
G <sub>2</sub> (5,6,10,15,19)	= {ics:1101}
G <sub>3</sub> (5,6,8,14)	= {ics:101X, ics:1001}
G <sub>4</sub> (16)	= {ics:0110}

$$G_5(18) = \{ics:0111\}$$
  
 $G_5(15,20) = \{ics:0000\}$ 

In this example, we have six input vectors that determine the control states that the machine can branch into. We must only select two or three of these input vectors for application at the required control state. Several factors need be taken into account when selecting input vectors from the G Common Transfer Vectors.

(i) The input selection procedure outlined in the preceeding paragraphs is completely independent of the fault being sensitized; the G Common Transfer Vectors are derived once for all sensitization searches. Hence when the decision is made to select input vectors, the input vectors in the G Common Transfer Vectors are selected based on the control states in the Common Transfer Vectors and the petri net for the fault. The control states that do not appear in the petri net for the fault are dropped from the Common Transfer Vectors for the fault. If any of the  $G_i$  becomes empty then it is dropped from consideration.

(ii) Any of the G<sub>i</sub> which contains a control state that is one of the goals for the sensitization search should certainly be included.

(iii) For those G<sub>i</sub> that have only one control state and the control state is not one of our goals, we have to check if any register transfer takes place in the particular control state. If not, the input vector associated with the control state can be dropped from the list. On the other hand, if a register transfer takes place and the only way that transfer can take place is for the machine to be in that particular control state, then the control state may be important.

We formalize the discussion above by computing a factor of importance, q, for each Common Transfer Vector that is left after all control states not appearing in the petri net have been dropped. For each  $G_i$ , we have:

$$q_{i} = mnp \qquad (4.2)$$

where m = the number of control states in  $G_i$ ; generally, n = p = 1. However, if any member of  $G_i$  is a goal control state, then n = M, where M is the largest value of m. The constant, p, takes care of those  $G_i$  that have only one control state as a member. If a count or shift operation occurs in that control state or the only way a register transfer takes place in the machine is when the machine is in that particular control state, then p is made equal to 2 to reflect that importance.


After computing the factor,  $q_i$ , for all  $G_i$ , the two (or three) input vectors that have the highest factor of importance are selected; these input vectors would control the states the machine visits during the search.

## 4.2.2 Register Transfer Input Selection

The second type of expression from which input vectors must be generated is the register transfer expression. This usually consists of loading a register with an external input at any given control state.

After selecting the input vectors for branching from one control state to another, we must select another two (or three) input vectors which would determine the vectors that are loaded into the various registers. We could approach this selection process in much the same way that we approached the Control State Input selection. However, we can efficiently make use of the transition time of the transition to which the vector is an input place in the petri net and obtain quite an accurate result. We give an illustration of this process.

The places  $P_4$  and  $P_5$  in Fig. 4.2 represent the condition of placing the vectors X100 and 100X respectively on the external input, IN. Both places are associated with the same control state, cs.k.  $P_4$  is an input place to transition  $t_1$  which has transition time t = 1 while  $P_5$  is an input to transition  $t_2$  which has transition time t = 3. If the machine reaches



· ·······

Fig. 4.2 Petri Net Example for Input Vector Weighting

control state K and the input vector  $\{IN:XI:00\}$  is applied then transition  $t_2$  becomes firable and the goal place would be filled during the next clock period. However, if the input vector IN:100X is selected, transition  $t_2$  would have to fire, followed by transition  $t_4$  and finally  $t_3$  before the goal can be filled. Obviously, input vector IN:X100 is a better choice than IN:100X for our aim is to reach the goal with the least number of input sequences.

This example demonstrates that the information from the transition time of the transitions in the petri net can be helpful in selecting input vectors to be loaded into registers. For an input place  $P_i$  in the petri net, we can compute the "weight," W of an input vector from:

$$W(P_{i}) = q(Q - \gamma(i))$$
 (4.3)

where Q = maximum transition time in the petri net.

- $\Upsilon$ (i) = transition time of the transition to which P<sub>i</sub> is input.
  - q = a factor indicating how critical the register transfer may be.

The factor q is computed as:

q = (c - n)

where n is the number of ways the register can be loaded and c is an arbitrary constant selected such that no  $q_i$  is zero. The factor q is quite important; if a register A can be loaded in three ways and another register can only be loaded in one way, then the input vector that is used to load B must be more critical than the one used to load A.

For the example of Fig. 4.2, taking c = 2, we have

$$q = 2 - 1 = 1$$

and

 $W(P_4) = 1 \times (3 - 1) = 2$  $W(P_5) = 1 \times (3 - 3) = 0$ 

Hence we see the importance of  $P_2$  over  $P_4$ .

One may argue that in Fig. 4.2, if the input vector of  $P_5$  is not selected,  $P_3$  may never be filled with a token and as such it would be impossible to reach the goal! This may be true and in fact, the same argument may arise in connection with all the input vectors. The idea is to select the most "promising" input vectors and leave the less critical ones to be generated randomly.

Before weighting the input vectors, we check if these input vectors are covered by any of the input vectors selected by the control branch selection procedure. If so, the particular input vector is not taken into consideration again. In attempting to select input vectors from register transfer expressions, special attention must be devoted to counters and shift registers. This class of registers represents complex sequential circuits that are troublesome in test set generation. If an input vector must be loaded into any of these special registers it may be critical. In a given machine only a few input vectors may be loaded into a counter or shift register. For these reasons, any input places associated with count or shift/rotate transitions in the petri net are included in the list of input vectors to guide the search.

In section 4.2.1 we discussed how to handle conditional control state branching expressions. One may wonder whether condition expressions which control register transfers require any special treatment. In the AHPL expression:

# k· A - B\*cb

.. . . .

if the input cb is high, then register B is loaded into register A. In this example there will be only one input vector cb:l associated with control state cs.k; this input vector will naturally be used to guide the search. However, if there are many input vectors to be applied at cs.k, the input selection procedure of this section will have to be evoked and the input vectors that control conditional register transfers are treated like the other register transfer input vectors.

# 4.3 Using the Input Vector Selection Procedure

The input vector selection procedure treated in the preceding sections is applied to a given circuit only if the number of input vectors to be applied at a given control state exceeds a user specified number. The optimum number is not known although five (5) has been used for previous SCIRTSS tests and is used for testing in the next chapter. The input vector selection is done once for each sensitization search; the Common Transfer Vectors of section 4.2.2 are constructed only once for each machine while the input vectors from the Common Transfer Vectors are selected after the construction of the petri net.

Naturally, when the number of input vectors per control state is less than the user specified number for all control states in a given machine, the input vector selection procedure is not needed. In this case all the input vectors appearing in the petri net are used to guide the search.

Finally, the input vector guidance mechanism, like the heuristic cost value guiding mechanism, is intended to be machine invariant. However, it may be easy to find test sequences for some machines without using input guidance. It will be very difficult to detect this "easy" condition using the artificial intelligence method proposed in this work. An experienced user, on the other hand can recognize such types

of machines. For this reason, a user may have the option of indicating to SCIRTSS whether he wants input vector guidance or not. In the next chapter we present case studies to show some machines that do not need input vector selection procedure.

### 4.4 Terminating the Petri Net

The question of terminating the petri net generation has been deferred till now because we want to explain how the heuristic function is calculated and how inputs are selected for guiding the search. Since we are concerned about the number of transitions that have been fired in the net for a given search state, it is essential that we include enough transitions in the petri net. For smaller circuits, then, given a set of goal nodes, the petri net must be expanded until the initial control state, usually control state one, is reached and the input places are all external places.

However, for more complex circuits, for example, the microprocessor circuit described in the following chapter, it is necessary to terminate the petri net generation to prevent having too many places and transitions. In SCIRTSS III, the problem graph generation is terminated based on the ease with which a node was satisfied in past searches. We use the same decision rules for terminating the generation of the petri net, with the following added:

1. Every control state at which a register transfer or conditional branch occurs must be expanded at least once. This implies that it its not necessary to expand a control state in the AHPL description in which only an unconditional branch to another control state occurs. This rule is due to the fact that if a particular control state, say cs.5 is used as a terminal place, then if the machine is in cs.4, cs.3, or cs.2, no transitions in the petri net can be inferred to have been fired. Hence the weighting function would not be able to differentiate between control state five and control state three, for example, and this is misleading to the search routine.

2. Where a register, RE, is loaded with primary inputs at a given control state and the place  $\{RE:a_1a_2...a_n\}$  is associated with a transition whose transition time is 2 or less, this particular place must be expanded at least once. Since in weighting input vectors to be selected we gave a high priority with places whose transitions have small transition time, a register associated with such a transition should not be left to be randomly loaded!

When the two rules above are followed and still there are many more places to be expanded, all places associated with transition times bigger than a user specified value are marked terminal and not expanded.

### CHAPTER V

### CASE STUDIES AND RESULTS

The guidance mechanisms described in the previous chapters are supposed to be independent of any circuit description. A user would only have to prepare the parameters of his particular circuit and submit it as data to the routine. To test these concepts, four markedly different circuits with varying degrees of complexity were submitted to the test generation program. Faults that were considered difficult for SCIRTSS sensitization searches to reach were selected for detection.

For each fault, the d-algorithm routine found a set of goal nodes. The petri net was generated manually and submitted as data to routine GNPT whose listing appears in Appendix A. This routine sets up pointers to the various places and transitions in the petri net. The routine HEUSUB computes the heuristic value at each step of the sensitization search. This routine is also listed in Appendix A. The only cases where there were more than five input vectors were cases III and IV. For these cases, the input vectors were selected

based on the criteria in chapter four and submitted as data to the main search routine. All four circuits have been previously used as test cases in the full SCIRTSS run at the University of Arizona. In the early tests, special guidance routines had to be written for each case (Ng (1974), Van Helsland (1974)). Huey (1975) used these circuits to test his general purpose guidance mechanism and we shall frequently refer to the results obtained using the petri net and those obtained using the problem reduction graph which was used in SCIRTSS III.

For each sensitization search, the goal node(s) and starting node are submitted to the main search routine as data. The routine expands each node and computes the heuristic value for the node. This heuristic value is compared with other nodes that are candidates for expansion. The node with the minimum heuristic value is picked as most promising and expanded. The search is either successful in which case it returns "SEARCH SUCCESSFUL" message together with the goal reached, or fails. In the latter case, there are two ways it can fail:

> a) When the search routine runs out of nodes to expand, i.e., all nodes have been expanded without any new node being generated, it returns "MINIMUM HEURISTIC SEARCH FAILS."

88

- -

b) If the search continues for more than a user specified limit (NSIM call limits) without finding a successful input sequence, it is terminated as an unsuccessful sensitization search. A limit of 1000 was set for the test run.

## 5.1 Case I: The Narrow Window Circuit

The first circuit to be used to test the guidance mechanism is a "narrow window" circuit where certain control states are hard to reach due to control branching conditions which are hard to satisfy. The only searches to fail detection in earlier SCIRTSS testing were those where reaching a goal node involved reaching a control state in one set when the initial state for the search was in the other. The AHPL description of this circuit is shown in Fig. 5.1 while Fig. 5.2 shows the control state diagram. There are two sets of control states: GA and GB. The fault requiring the most difficult sensitization search possible is the one associated with the branch logic from cs.ll to cs.l if the machine is initially in cs.l. The fault to be sensitized is at the output of the logic which implements the branch condition:

cs.11  $\longrightarrow$  ( $\Lambda/A$ )/(1)

MODULE: NARROW WINDOW CIRCUIT

MEMORY: A[3]; B[3]; CNT[4]; Y[1]
INPUTS: X[3]; I1, I2
OUTPUTS: Z, B1, C

- 1.  $A \leftarrow X; Y \leftarrow II; CNT \leftarrow INC(CNT)$  $\rightarrow (\overline{I2}, I2)/(2,5)$
- 2.  $B \leftarrow \omega^3 / ADD(A,B)$ ;  $C \leftarrow \alpha^1 / ADD(A,B)$  $\rightarrow (\overline{Y}, Y) / (3,4)$
- 3.  $B \neq \omega^3 / ADD(A,B)$ ;  $C \neq \alpha^1 / ADD(A,B)$
- 4. CNT  $\leftarrow$  INC(CNT)  $\star$  II  $\rightarrow$  ( (CNT<sub>1</sub>  $\wedge$  CNT<sub>2</sub>), ( $\overline{\text{CNT}_1 \wedge \text{CNT}_2}$ ) )/(8,1)

5. 
$$A \leftarrow \uparrow (AAB)$$
  
  $\rightarrow (\overline{12}, 12)/(6,7)$ 

6. 
$$B \neq \overline{\epsilon(3)}; Z \neq 1;$$

7. CNT  $\leftarrow$  INC (CNT)  $\star$ Y  $\rightarrow$  ( (CNT<sub>1</sub>  $\land$  CNT<sub>2</sub>), ( $\overline{\text{CNT}_1 \land \text{CNT}_2}$ ) ) / (8,1)

8.  $A \leftarrow B \pm 12; \ B \leftarrow A \pm 12$  $\rightarrow (\overline{11}, 12)/(9, 11)$ 

9. 
$$A_3 \leftarrow \Lambda/(A,B) \times II$$

10.  $B \leftarrow \dagger B; A \leftarrow \dagger A$ 

11. 
$$B,A \leftarrow B_2, B_3, A, X_3$$
  
 $\rightarrow ((V/A), (\overline{V/A}))/(8,1)$ 

Figure 5.1 AHPL Description of Case Study I




Figure 5.2 Control State Diagram of Narrow Window Circuit

This fault is the output of OR gate #90 stuck-at-one. To sensitize this fault, starting from control state one, the narrow window conditions for going from GA to GB must first be satisfied {CNT:11XX}, then the condition A:000 must be satisfied.

The d-algorithm returns one test vector which indicates that place A:000 and cs.ll must be satisfied for the fault to be sensitized. The petri net generated is shown in Table 5.1 and the place listing in Table 5.2. From the petri net we have only one input vector X:000 which was submitted to help in guiding the search. This input vector alone provided enough guidance to find an input sequence that is comparable to those found using heuristic function guidance. Two sets of tests were run on this circuit:

1) When the machine is in reset state, i.e., c.s.l and state vector is 0000 0000 000, and

2) When the machine is in control state 1 and registers A and B contain the vectors  $\{111\}$ . In both cases the goal node is the same.

When the search starts from the reset state, the goal is not very difficult to reach although it is not trivial. The combined heuristic value-input vector guidance expands about 50% less nodes than using input vectors only. It may

Transition	Туре	Output Place	Input Places	Immediate Descdt
Tl	3	Pl	2,3	2,3,4,5,6,7
Т2	l	P2	7,8	8,9,10,14,24
<b>T</b> 4	1	P2	8,9	8,9,10,24,11,12
Т5	1	P2	5,6	
<b>T</b> 6	1	P2	10	13
<b>T</b> 7	2	P3	9	11,12
<b>T</b> 8	1	P8	10	13
Т9	1	P8	10	13
TIO	l	P8	14	21
Tll	2	P9	12,13	17,18,19
<b>T12</b>	2	P9	11,13	16,17
<b>T13</b>	2	P10	16	15
<b>T14</b>	1	P8	3,17,18	7
T15	2	<b>P16</b>	9	11,12
<b>T16</b>	6	Pll	14,19	21
<b>T17</b>	4	P13		
<b>T18</b>	2	P12	7	22
T19	2	Pl2	15	20
<b>T20</b>	2	P15	7	22
<b>T21</b>	2	P14	19	23

Table 5.1 Petri Net Listing for Case I  $\cdot$ 

.

. .

.

.

•

•

٠

Transition	Туре	Output Place	Input Places	Immediate Descdt
Т22	2	<b>P</b> 7	6	
Т23	2	P19	6	
T24	l	P8	15	20

•

Table 5.2 Place Listing for Case I

P	1	GOAL	Ρ	11	CS.4
P	2	A:000	P	12	CS.7
Ρ	3	CS.11	P	13	KNT:11XX
P	4	A:X00	P	14	CS.3
P	5	IX:000	Ρ	15	CS.6
P	6	CS.1	P	16	CS.9
P	7	CS.5	P	17	B:X00
P	8	B:000	P	18	A: OXX
P	9	CS.10	P	19	CS.2
P	10	CS.10			

.

be startling at first to observe from Table 5.3(a) that the heuristic cost value alone expanded the same number of nodes as the combination of heuristic value and input vector guidance. This is expected since the register A contains {000} to start with and this is the same vector that is loaded by the input vector.

In the second test run, with registers A and B both containing the vector {111}, more nodes are expanded before reaching a goal. The input vector only guidance found a sequence whose length is three more than the combined input and heuristic cost value guidance. The results of this test are summarized in Table 5.3(b). With the heuristic value only, only 60 nodes were expanded and the length of the sequence found is 27. In this particular result, register A was loaded with  $\{000\}$  on the first expansion thus leading to the expansion of very few nodes. However, the length of sequence found is suboptimal. Case Study 1(b) is a good illustration of the fact that both heuristic cost value and input quidance are required to give an optimal sequence. SCIRTSS III ran the same test and expanded about 60% more nodes than the results reported here. In both cases, the length of the sequence found is about the same.

# Table 5.3. Test Runs for Case I

(a)	starting node:	A 000	В 000	CNT 0000	Y 0	
Type of Guidan	ce Lengt Sequence		<u>d</u>			Total Nodes Searched
No guidance	none	found				1000
Input vector of	nly	33				170
Heuristic vecto (w = 75)	or only	26			-	94
Heuristic valu and input vect	• •	26				94

(b) startin	g node:	A 111	B 111	CNT 0000	Y 0	
Type of Guidance	Lengt Sequence	th of E Foun	<u>d</u>			Total Nodes Searched
No guidance	none	found				1000
Input vector only		26				252
Heuristic value only (w = 75)		27				60
Heuristic value (w=50) and input vector		23				277
Heuristic value (w=200 and input vector	)	24				238

### 5.2 Case II: The Anti-Random Circuit

The second case study is an anti-random circuit. This circuit has the special feature of a chain of control states where each control state either loops to itself unless a counter has counted up to seven, or resets to an initial state if the control input RS is 1. The AHPL description is given in Fig. 5.3. The heuristic function computation will in this case be very much dependent on the count transition.

The fault to be sensitized is in the logic that implements the register transfer

in control state five. This fault is at the output of AND gate #66, stuck-at-zero. The d-algorithm returns a vector which indicates the machine must be driven into cs.5 and load register B with lllllll to sensitize the fault. The petri net generated for this case is shown in Table 5.4. The inputs . to transition  $t_1$  which fires to fill the goal place are cs.5 and B:lllllll. Needless to say, to load all one's into a register is not likely to happen by chance.

There are two input vectors in the petri net which were used as heuristic input vectors. These two input vectors were very effective in guiding the search. However, the heuristic function-input vector guidance provided an efficient MODULE: ANTI-RANDOM CIRCUIT

MEMORY: KNT[3]; B[8]

INPUTS: X[8]; RS

OUTPUTS: OUT[8]; Z

- 1. KNT +  $\overline{\epsilon(3)}$ + ( $\overline{RS}, RS$ )/(1,6)
- 2.  $KNT \leftarrow INC(CNT)$  $\rightarrow ((\Lambda/KNT), (\overline{\Lambda/KNT}\Lambda \overline{RS}), (\overline{\Lambda/KNT}\Lambda RS))/(3,1,2)$
- 3. KNT  $\leftarrow \overline{\epsilon(3)}$ ; B  $\leftarrow X$
- 4.  $KNT \leftarrow INC(KNT)$  $\rightarrow ((\Lambda/KNT), (\overline{\Lambda/KNT}\Lambda \overline{RS}), (\overline{\Lambda/KNT}\Lambda RS))/(5,1,4)$
- 5.  $\mathbf{Z} \leftarrow \Lambda/\mathbf{B}$ ; OUT  $\leftarrow \overline{\epsilon(8)}$  $\rightarrow 1$
- 6. KNT  $\leftarrow$  INC(KNT)  $\rightarrow$  ( ( $\Lambda$ /KNT), ( $\overline{\Lambda$ /KNT $\Lambda$ RS), ( $\overline{\Lambda$ /KNT $\Lambda$ RS) )/(7,1,6)

7. KNT  $\leftarrow \overline{\varepsilon(3)}$ ; B  $\leftarrow \overline{X}$ 

8.  $\text{KNT} \leftarrow \text{INC}(\text{KNT})$  $\rightarrow ((\Lambda/\text{KNT}), (\Lambda/\text{KNT}\Lambda\text{RS}), (\overline{\Lambda/\text{KNT}}\Lambda\text{RS}))/(9,1,8)$ 

9. Z ← 0; OUT ← B → 1

Figure 5.3 AHPL Description of Case Study II

Transition	Туре	Output Place	Input Places	Immediate Descdt
Tl .	3	Pl	2,3	2,3,4
Т2	. 2	P2	4,5	5,6,7
тз	1	P3	6,7	9
Т4	l	P3	8,9	8
т5	2	P4	6	9
Т6	4	P5		
т7	4	P5		
<b>T</b> 8	2	P9	5,10	6,7,10
Т9	2	P6	5,11	6,7,11
TlO	2	PlO	12	
Tll	2	P11	12	

Table 5.4 Listing of Petri Net for Case Iİ

. . • .

Table 5.5 Place Listing for Case II

P	l	GOAL	Ρ	7	IX1111111
P	2	CS.5	P	8	IX0000000
P	3	B1111111	P	9	CS.7
P	4	CS.4	P	10	CS.6
P	5	KNT:111	P	11	CS.2
P	6	CS.3	P	12	CS.1

.

•

guidance: only fifty nodes were expanded and the length of the sequence found is two less than when only input vector guidance is used. It is interesting to note that heuristic value only could not find any sequence. This is because of the nature of the goal: to randomly generate all 1's is not very easy. However, the combination of the two types of guidance expands 50% fewer nodes than the input vector only! A summary of the test run is given in Table 5.6.

Comparing the problem reduction graph method of SCIRTSS III, we note that 122 nodes were expanded by the heuristic-value input vector guidance to find a sequence of length 29.

Table 5.6. Summary of Te	st Runs for Case II	
Type of Guidance Leng Input S	th of equence	Total Nodes Searched
No guidance none	found	1000
Input vectors only	20	113
Heuristic value only (w = 75) none	found	1000
Heuristic value (w=50) and input vectors	18	50
Heuristic value only (w=100) and input vectors	18	53

#### 5.3 Case III: Search-Sort Processor

Another circuit used to test SCIRTSS is a search-sort processor which includes a random access memory. The data word is only two bits in width since the width of data word does not present any problem in test generation. The instruction register is externally loaded when the machine is in control state 1. Fig. 5.4 shows the AHPL description.

The petri net generated for this case is shown in Table 5.7. From the petri net one can notice that places that are of register transfer type dominate the control states 3:1. Hence the heuristic function computed would be very much controlled by register contents.

A careful look at the machine description shows that all control branch conditions are determined by the contents of the instruction register which is in turn dependent upon the input vectors applied at control state one. This makes the input vector selection very crucial and in fact, is the first test to the selection procedure of Chapter Four.

The fault being sensitized is at the output of the memory cell  $M_1^4$  stuck-at-zero. The d-algorithm returns one test vector which signifies that the machine must be moved into control state four, and registers AR, IR loaded with vectors 100, XX1 respectively while X1 must be written into the fourth memory location to sensitize the fault.

MODULE: SEARCH-SORT PROCESSOR

•

MEMORY: M[8;3]; AR[3]; IR[3]; MD[3]; AC[3]

INPUTS: A[3]; IN[3]; X[3]

OUTPUTS: AC[3]; out; accept; input

- 1. AR  $\leftarrow$  A; IR  $\leftarrow$  IN; accept  $\leftarrow$  1
- 2.  $\rightarrow$  (IR<sub>0</sub>, (IR<sub>0</sub>  $\Lambda$  IR<sub>1</sub>), (IR<sub>0</sub>  $\Lambda$  IR<sub>1</sub>  $\Lambda$  IR<sub>2</sub>), (IR<sub>0</sub>  $\Lambda$  IR<sub>1</sub>  $\Lambda$  IR<sub>2</sub>))/(3,4,5,6)

3. AC + 
$$\overline{AC}$$
 +  $(IR_1 \Lambda IR_2) \vee (AC \Lambda MD) * (IR_1 \Lambda \overline{IR}_2) \vee MD * (\overline{IR}_1 \Lambda IR_2) \vee X* (\overline{IR}_1 \Lambda \overline{IR}_2)$   
MD + AC \*  $(\overline{IR}_1 \Lambda IR_2)$ ; input +  $\overline{IR} \Lambda \overline{IR}_2$   
+ 1

4.  $MD \leftarrow \uparrow MD \star \overline{IR}_2 V IR_2 \star BUSFN(M; DCD(AR))$  $\rightarrow 1$ 

6. M\*DCD(MA) + MD

+ 1

Transition	Туре	Output Place	Input Places	Immediate Descdt
TL	3	Pl	2,3,4,5	2,3,4,15
Т2	2	P2	6,7	5,6
тз	1	P3	8,9	
Т4	1	P4	10,11	7,9
Т5	1	P14	13,19	10
т6	1	P7	8,22	
<b>T</b> 7	2	Pll	6,12	8
<b>T</b> 8	l	P12	8,16	
Т9	1	PlO	13,14,15	5,10,11,14
TLO	2	P13	6,17	13
Tll	l	P14	13,20,21	10,12
<b>T12</b>	1	P21	8,18	
<b>T1</b> 3	1	P17	8,18	
<b>T14</b>	l	P15	8,22	
<b>T15</b>	1	P5	8,23	

•

Table 5.7 Petri Net Listing for Case III

•

۰.

.

.

Table 5.8 Place Listing for Case III

P	1	GOAL	P	13	CS.3
P	2	CS.4	P	14	AC:XL
P	3	AR:100	P	15	RIR:X01
P	4	M4:X1	P	16	IN:011
P	5	RIR:XX1	P	17	RIR:1XX
P	6	CS.2	P	18	IN:200
P	7	RIR:00X	P	19	AC:X0
P	8	CS.1	P	20	IX:XL
P	9	IA:100	P	21	RIR:X00
P	10	MD:X1	P	22	IN:001
P	11	CS.6	P	23	IN:XX1
P	12	RIR:01X			

104

The Control Branch Vectors obtained for this circuit are:

$$B_3 = IN:IXX$$
  
 $B_4 = IN:00X$   
 $B_5 = IN:010$   
 $B_6 = IN:011$ 

Only control state five does not appear in the petri net and hence the G Common Transfer Vectors are:

$$G_1(3) = IN:IXX$$
  
 $G_2(4) = IN:00X$   
 $G_3(6) = IN:011$ 

For the input vectors associated with register transfers, we have:

Both A:100 and IN:XX1 received high weighting values and were selected according to our rules. Hence we have the vectors:

.

```
IN:1XX; IN:00X; IN:011
```

selected from the Control Branch Input Selection procedure and

selected from the Register Transfer Input selection procedure. The input vector IN:XX1 from the second selection process covers the vector IN:00X and so IN:00X is dropped from the list. Hence for application at control state one we have the four vectors:

#### A:100; IN:XX1; IN:011 and IN:1XX

selected to guide the search.

To make the search as difficult as possible the starting node was chosen as:

CS	AR	IR	AC	MD	$M^4$
1	001	110	00	01	00

This circuit responds very well to guidance: only 36 nodes were expanded to reach the goal! The whole state space search is shown in Table 5.9 while the various runs are summarized in Table 5.10.

Comparing our results with SCIRTSS III, we note that in SCIRTSS III, 69 nodes were expanded to reach the goal and the length of the sequence found is 17. The input vector only

Table 5.9	State	Space	Search	for	Case	III	
-----------	-------	-------	--------	-----	------	-----	--

LTER.	NUDE	LEVEL	CUST VALUE	C • S •	PRED.NODE	INPUT VECTOR	STATE VECTOR
0	1	0	100	1	u)	2222222301	110010000000000000000000000000000000000
1	2	1	61	2	1	10000100100	001010000000000000000000
2	3	1	94	2	1	01001100010	0110100000000000000000000
3	4	1	107	2	1	10110010101	100010000000000000000000
4	5	2	68	4	2	01001111100	00101000000000000000000
5	6	3	176	1	5	0010000100	001000000000000000000000000000000000000
υ U	7	2	82	6	3	10111000010	011010000000000000000000
7	8	3	96	1	7	01100011010	0110100000001000000000
8	9	4	84	2	8	19090191100	001010000000010000000000000
9	10	4	97	2	8	11001101110	01101000000010000000000
10	11	4	110	2	ts	00110091001	1999100000001000000000
11	15	5	71	4	9	11110000100	0010100000010000000000
12	13	6	179	1	12	01011101100	001 00000 0001 0000000000
13	14	5	85	L	10	10101111110	01191090099010909000990
14	15	6	99	1	14	10110101110	0110100000001000000100
15	16	7	87	2	15	10001110100	011010000000010000000100
16	17	7	100	2	15	10101101101	01101000000010000000000000
17	18	7	113	2	15	10110011101	1 00 01 0000 0 001 000 0 001 00
18	19	8	74	٤	16	10001100100	0110100000001000000000000
19	20	9	49	1	19	10101010100	01101000000010001000100
20	21	10	90	2	20	10001110100	011010000000010001000100
21	22	10	LOJ	5	20	11101111111	· U110100000010001000100
22	23	10	116	5	20	01110011011	10001000000010001000100
23	24	11	77	6	21	90199119100	01101000000010001000100
24	25	15	92	1	24	11001000100	01101000000010001000100
25	25	8	មម	6	17	00100011101	011010000000100000000000000000000000000
20	2.0	9	102	1	25	00099101101	01101000000010000010100
27	27	10	90	2	26	10001100100	0110100000010000010100
28	28	10	103	2	26	00001111000	011010000000000000000000000000
59	29	10	116	2	20	11110001111	10001000000010000010100
30	30	11	77	6	21	11199101100	01191000000010000010100
31	31	12	92 2	1	30	91019010 <u>1</u> 09	011017000000010001010100
32	32	13	93	2	31	10000111100	00101000000010001010100
33	33	13	106	2	31	01101110011	0110100000001000101010100
34	34	13	119	2	31	00010010000	10001000000010001010100
35	35	14	40	4	35	00100010100	00101000000010001010100

SEARCH SUCCESSFUL

GUAL REACHED 10022122222222222222222222 

FINAL NUDE

36 NSTM CALLS

DLET .

107

guidance in both cases expanded about the same number of nodes but our results show a sequence of length 15 while SCIRTSS III found a sequence of length 629.

This case study has again demonstrated that both heuristic cost value and input vector guidance are necessary to produce an efficient search and obtain a sequence of reasonable length.

Table 5.10.	Summary of Test Runs	for Case III
Type of Guidance	Length of <u>Sequence Found</u>	Total Nodes Searched
No guidance	none found	search failed
Input vectors only	15	577
Heuristic value only (w = 200)	none found	search failed
Input vectors and heuristic value (w = 200)	14	36

### 5.4 Case IV: Four-Bit Expandable Microprocessor

The last case study is a four-bit microprocessor slice. As far as automatic test generation is concerned, the data word poses no difficulty: thus there would be very little difference if, say an eight-bit microprocessor were being tested. The preceeding three cases were designed with the aim of stalling

the test generation and guidance principle. This case is intended to test the usefulness of the guidance principle on a real world problem. Besides, the control description is far more complex than the previous cases. The arithmetic unit includes a full adder and other more sophisticated combinational logic functions. Figure 5.5 gives the AHPL description and the block diagram appears in Figure 5.6.

The fault selected for the sensitization search was at the carry out bit of the program counter slice (OR gate #172) stuck-at-zero. The d-algorithm returned three vectors that could sensitize the fault:

{cs.10, pc:1111, IR:XXIX}
{cs.14, pc:1111}
{cs.19, pc:1111}

The petri net generated is shown in Table 5.11. As expected, the petri net is large, having fifty-seven transitions and 57 places. Almost all places that were of register transfer type were expanded except IR:1XXX and IR:X001 which were left unexpanded because of the ease with which they have been satisfied in the past.

The main source of difficulty in performing sensitization searches on this circuit is that often many instructions MODULE: FOUR-BIT MICROPROCESSOR

MEMORY: UR[4]; AC[4]; IR[4]; PC[4] INPUTS: DN[4];ICS[4]; linki, slave, ready OUTPUTS: DO[4]; IOSR; linko

- 1. UR  $\div$  PC
- 2. DO  $\leftarrow$  UR; IOSR = 1,0,1  $\rightarrow$  (ready, ready)/(2,3)
- $\begin{array}{rcl} 4. & \rightarrow & ( & (\mathrm{IR}_1 \vee (\overline{\mathrm{IR}}_2 \wedge \overline{\mathrm{IR}}_3 \wedge \mathrm{IR}_4) & ) , (\overline{\mathrm{IR}}_1 \wedge \mathrm{IR}_2 \wedge \mathrm{IR}_3 \wedge \overline{\mathrm{IR}}_4) , (\mathrm{IR}_1 \wedge \mathrm{IR}_2 \wedge \mathrm{IR}_3 \wedge \mathrm{IR}_4) , \\ & & ( & (\overline{\mathrm{IR}}_1 \wedge \overline{\mathrm{IR}}_2 \wedge \overline{\mathrm{IR}}_3 \wedge \mathrm{IR}_4) \wedge (\overline{\mathrm{IR}}_2 \wedge \mathrm{IR}_3) & ) / (5, 16, 18, 15) \end{array}$
- 5. DO  $\leftarrow$  UR\*slave; IOSR  $\leftarrow$  (1,0,1)\*slave  $\rightarrow$  (ready, (ready  $\Lambda$ (( $\overline{IR}_3\Lambda IR_4$ ) $\vee$ ( $\overline{IR}_2\Lambda IR_3$ ))), (ready $\Lambda \overline{IR}_2\Lambda \overline{IR}_3\Lambda \overline{IR}_4$ ), (ready $\Lambda IR_2\Lambda \overline{IR}_4$ ), (ready $\Lambda IR_2\Lambda IR_3\Lambda IR_4$ ))/(5,6,8,10,12)
- 6. UR ← DN; IOSR ← 0,1,0
  → (ready, ready)/(6,7)

7. DO 
$$\leftarrow$$
 UR; IOSR  $\leftarrow$  1,0,1  
 $\rightarrow$  (ready, (readyAIR<sub>1</sub>AIR<sub>2</sub>), (readyAIR<sub>1</sub>AIR<sub>2</sub>), IR<sub>2</sub>)/(7,8,12,10)

8. UR 
$$\leftarrow$$
 DN; IOSR  $\leftarrow$  0,1,0  
 $\rightarrow$  (ready, ready)/(8,9)

Figure 5.5 AHPL Description of Case Study IV

9. AC  $\leftarrow$  (UR  $\ast$   $\overline{IR}_3$ ) V (ADD(AC,UR)  $\ast$  (IR<sub>3</sub> $\Lambda \overline{IR}_4$ )) V (NAND(AC,UR)  $\ast$  (IR<sub>3</sub> $\Lambda IR_4$ )) lnko  $\leftarrow$  (CO  $\Lambda$  slave) $\ast$ (IR<sub>3</sub> $\Lambda \overline{IR}_4$ ); CO=Carryout of ADD(AC,UR)  $\rightarrow$  (14)

11. DO 
$$\leftarrow$$
 UR; IOSR  $\leftarrow$  1,1,0  
 $\rightarrow$  (ready, (ready  $\Lambda$   $\overline{IR}_3$ ), (ready  $\Lambda$   $\overline{IR}_3$ ) )/(11,14,12)

13. PC + UR  

$$\rightarrow (\overline{IR}_4, IR_4)/(14, 1)$$

14. PC + INC(PC); lnko + slave CPO; CPO=Carryout of INC(PC)
+ (1)

15. HALT + 1; IOSR + 
$$(1,0,0) * (\overline{IR}_2 \Lambda \overline{IR}_3 \Lambda \overline{IR}_4)$$
  
AC +  $\overline{\epsilon(4)} * (\overline{IR}_2 \Lambda \overline{IR}_3 \Lambda \overline{IR}_4)$   
AC +  $+ (AC, lnki) * (\overline{IR}_2 \Lambda IR_3 \Lambda IR_4)$   
lnko + AC \*  $(\overline{IR}_2 \Lambda IR_3 \Lambda IR_4)$   
lnko +  $( (AC \Lambda \overline{slave}) \vee (lnki \Lambda slave) ) * (IR_2 \Lambda \overline{IR}_3 \Lambda \overline{IR}_4)$   
lnko +  $( \vee (AC) \vee lnki) * (IR_2 \Lambda \overline{IR}_3 \Lambda IR_4)$   
(Continued)

### 15. (Continued)

 $\rightarrow ((\overline{IR}_2 \Lambda \overline{IR}_3 \Lambda \overline{IR}_4), (IR_2 \Lambda \overline{IR}_3 \Lambda \overline{IR}_4 \Lambda \ln ki), \\ (\overline{IR}_2 \Lambda IR_3), (IR_2 \Lambda \overline{IR}_3 \Lambda \overline{IR}_4 \Lambda (\ln ki), \\ (IR_2 \Lambda \overline{IR}_3 \Lambda IR_4 \Lambda (\overline{V/ACV \ln ki})), \\ (IR_2 \Lambda \overline{IR}_3 \Lambda IR_4 \Lambda (\overline{V/ACV \ln ki}))/(20, 19, 14, 14, 19, 14).$ 

17. AC 
$$\leftarrow$$
 UR  $\rightarrow$  (14)

- 20.  $\rightarrow$  (lnki,  $\overline{lnki}$ )/(3,20)




Figure 5.6 Block Diagram of Four-bit Microprocessor

Transition	Type	Output Place	Input Places	Immediate Descdt
Tl	3	Pl	2,3,4	21,22,4,6
Т2	3	Pl	3,5	4,6,7,8,9,10
ТЗ .	3	Pl	3,6	4,6,12,13
Т4	4	P3	5,6	7,8,9,10,12,13
Т5	4	P22	5,6	7,8,9,10,12,13
Т6	l	P3	7,8	39,40,41,42,43,44,45
т7	2	<b>P</b> 5	11	26
т8	2	<b>P</b> 5	12,13	37,53
Т9	2	<b>P</b> 5	7,13	37,45
TLO	6	<b>P</b> 5	6,9,10	12,13,32,34
Tll	2	P12	2	21,22
<b>T12</b>	2	P6	15,16	14,15,16,17
Tl3	2	P6	16,17,18	15,16,17,18
<b>T14</b>	1	P15	19,20	56
<b>T15</b>	2	P16	24,25	19,55
T16	2	<b>P16</b>	24,26	20,55
<b>T17</b>	2	P16	24,27	23,55
<b>T18</b>	l	P17	20,52	56
<b>T</b> 19	l	P25	20,28	56
<b>T</b> 20	1	P26	20,29	56

Table 5.11 Petri Net Listing for Case IV  $\cdot$ 

.

## Table 5.11 cont'd

.

.

Transition	Туре	Output Place	Input Places	Immediate Descdt
T21	2	P2	15,30	14,53,54
<b>T</b> 22	2	P2	15,32	14,24
Т23	1	P27	20,21	56
<b>T2</b> 4	2	P32	34	27,28
<b>T</b> 25	1	Pl4	20,33	56
<b>T26</b>	2	Pll	41	38,52
Т27	2	P34	30,35	29,53,54
<b>T</b> 28	2	P34	30,36	30,53,54
Т29	1	P35	20,37	
<b>T</b> 30	1	P36	20,21	56
T3l	1	P4	20,38	56
Т32	2	PlO	24,39	33 .
Т33	l	P39	20,50	56
Т34	2	P9	44	35,56
<b>T</b> 35	2	P44	24,42	36,55
<b>T</b> 36	1	P42	20,46	56
<b>T</b> 37	1	P13	20,40	56
<b>T38</b>	2	P41	30,14	25,53,54
<b>T</b> 39	1	P8	34,51	56
т40	1	P8	2,22,45	5,21,22
<b>T41</b>	1	P8	47,51	46,47,49
<b>T</b> 42	1	P8	41,51	38,52

Table 5.11 cont'd

Transition	Туре	Output Place	Input Places	Immediate Descdt
<b>T</b> 43	l	P8	44,51	35
<b>T</b> 44	l	P8	2,13,43	21,22,37
<b>T</b> 45	2	P7	47,0	46,47,49
- T46	2	P47	30,49	50,53,54
т47	2	P47	32,48	48,24
<b>T48</b>	1	P48	20,31	56
<b>T</b> 49	2	P47	12,49	11,50
<b>T</b> 50	1	P49	20,23	56
<b>T51</b>	l	P45	20,38	56
<b>T</b> 52	2	P41	14,32	24,25
<b>T</b> 53	2	<b>P</b> 30	24,55	55
т54	2	P30	24,56	55
Т55	2	P24	20	56
Т56	6	P20	53,54	57
<b>Т</b> 57	2	P53	57	

.

·

•

Table 5.11 cont'd. Place Listing for Case IV

.

.

.

.

P	l	GOAL	Ρ	23	ICS:X111
P	2	<b>CS.</b> 10	Ρ	24	CS.4
P	3	KPC:1111	Ρ	25	RIR:0000
P	4	RIR:2212	P	26	RIR:001X
P	5	CS.14	P	27	RIR:010X
P	6	CS.19	P	28	ICS:0000
P	7	CS.13	. P	29	ICS:001X
P	8	UR:1111	P	30	CS.5
P	9	CS.17	P	31	ICS:00XX
P	10	CS.18	P	32	CS.7
P	11	CS.9	P	33	ICS:1000
P	12	CS.11	P	34	CS.6
P	13	RIR:XX00	. <b>P</b>	35	RIR:XOLX
P	14	RIR:1000	P	36	RIR:XX01
P	15	RIR:X100	P	37	ICS:X01X
P	16	CS.15	P	38	ICS:XX1X
P	17	RIR:X101	P	39	RIR:0111
P	18	AC:0000	P	40	ICS:XX00
P	19	ICS:X100	P	41	CS.8
P	20	CS.3	P	42	RIR:0110
P	21	ICS:0101	P	43	AC:1111
P	22	KPC:1110	P	44	CS.16

### Table 5.11 cont'd

P	45	RIR:XX1X

- P 46 ICS:0110
- P 47 CS.12
- P 48 RIR:00XX
- P 49 RIR:X111
- P 50 ICS:0111
- P 51 DN:1111
- P 52 ICS:X101
- P 53 CS.2
- P 54 CS.20
- P 55 RIR:1XXX
- P 56 RIR:X001
- P 57 CS.1

must be executed to cause the necessary data vector manipulations for reaching a goal node. If the instruction register, IR, is not loaded properly at control state three, the next 5 to 10 control steps do not offer any opportunity to modify the contents of IR nor does the machine return to CS.3. Also, a great many of the control branches depend entirely on the contents of IR.

To reach our goal, place {PC:1111} must be filled with a token while our initial state is PC:0000. To avoid many cycles of incrementing the program counter, a jump type instruction must be executed. This is either the instruction {IR:1110} or {IR:0110}.

Needless to say, the input vector selection is very crucial in reaching our goal. The instruction register IR is loaded with external input at CS.3. There are over sixteen input vectors associated with CS.3 from which four or five must be selected.

The Control Branch Input Vectors of this microprocessor were used as an example in Chapter Four, Section 4.2.1. From that procedure three vectors were selected:

ics:101X; ics:1100; ics:0110

It should be noted that the Control Branch Input Vector selection process is invariant with respect to the fault; for that matter, there was no way of knowing that ics:1110 & ics:0110 are critical! However, with the basic philosophy of selecting the input vectors such that as far as it is possible all important control states are visited during the search, we have been able to select the "best" input vectors. From the petri net for this circuit, it was detected that the machine does not have to "wait" in control states 3, 6, 7, 8, 12, 16, 18 and 20 during the search. As discussed in Section 4.2.2 the register transfers that take place in these control states do not need to be repeated when the control signal "ready" is low.

The results obtained from this machine are fantastic! With the information on the control signals that can control branching from one control state to another, we performed two separate tests:

- a) the control branching derived directly from the AHPL description
- b) control branching selected according to the information from the petri net.

The results are listed in Tables 5.12(a) and 5.12(b). In SCIRTSS III, the control branching functions were derived directly from the AHPL description. This corresponds to the

results of Table 5.12(a). Even in this case, 508 nodes were expanded to obtain a sequence of length 15. The best result reported in Table 5.12(a) expanded 50% less nodes to obtain a sequence of length 18.

We have included the results of Table 5.12(a) only for the sake of meaningful comparison with the results of SCIRTSS III. The results of Table 5.12(b) indicate the effectiveness of the petri net in guiding the search in complex circuits with very difficult goals. Using input vectors only, a sequence of length 16 was found and only 91 nodes were expanded! However, both the heuristic cost value and input vectors produced a sequence of length 20 and expanded only 47 nodes! Although the input sequence is suboptimal, the search is almost 50% more efficient than using only input vectors and thus is a very good result.

The visual representation of Figure 5.8 is given to show the disparity between the results of the search in all four circuits when no guidance is used and when there is guidance. The best results of SCIRTSS III, the problem reduction graph model and the petri net model are also indicated.

As a natural consequence of the comparison of the results obtained in this work with the results of the problem reduction graph approach, one may ask, "which is faster?"

## TEST RUNS FOR CASE IV .

.

•

# Table 5.12(a)

Type of Guidance	Length of Sequence Found	No. of Nodes Expanded
No guidance	none found	1000
Input vectors only	none found	1000
Heuristic value only	none found	1000
Heuristic value (w = 75) and input vectors	18	287
Heuristic value $(w = 100)$ and input vectors	18	. 230

# Table 5.12(b)

Type of Guidance	Length of Sequend	ce No. of Nodes Expanded
No guidance	none found	1000
Input vector only	16	91
Heuristic value only	none found	search failed
Heuristic value $(w = 100)$ and input vectors	20	47

No Guidance  $\odot$ æ <sup>P</sup>robl<sub>em</sub> Reduction Graph  $\overline{\mathbf{O}}$ 30<sub>.</sub> 

Fig. 5.8 Circuit Complexity (No. of Control States)

No. of Nodes Expanded

This is a difficult question to answer since SCIRTSS III does not report the amount of computer time taken to perform the search. The number of nodes expanded is by far a better comparison; however, we can refer to an informal computer output of SCIRTSS III that expands 300 nodes in 48 seconds. Using the same circuit, our program expanded 202 nodes in 29 seconds. On the other hand, the input vector selection process of Chapter Four is much more complex than that of the Problem Reduction Graph. Again since this is done only once for each search (if needed) the far fewer number of nodes expanded more than offsets the complexity of the selection procedure.

#### CHAPTER VI

### SUMMARY AND CONCLUSION

### 6.1 <u>Summary</u>

Guidance for sensitization searches enable these searches to reach their desired goals after expanding relatively fewer nodes than if the searches are not guided at all; in most cases these unguided searches terminate abruptly.

A petri net model is presented that models the register transfers and change of control states in a sequential machine described in a Computer Hardware Description Language (CHDL). For each sensitization search, a new petri net is generated based on the goal node(s) and the CHDL circuit description. Portions of this process are completely independent of the fault.

Each set of goal nodes forms input places to a transition which if fired implies the fault is sensitized and the search is successful. Only one control state appears as input to each of these transitions. The remaining portions of the petri net are generated from these input places.

For each machine state encountered during the state space search, a marking or state vector is derived from the

petri net, using the general state equations of a petri net. Based on the marking vector, a heuristic cost value is computed which measures essentially the effect of reaching one machine state on the transitions in the petri net. The direction of the search is determined by these heuristic cost values: a node with the minimum heuristic cost value is selected as most promising and is expanded in the state space search.

The petri net also contains information about input vectors that are associated with each control state. The most important of these input vectors are selected for inclusion in the input vector table that guides the search. For the purpose of selection, the input vectors are classified into two categories: those input vectors that are responsible for control state branching and those that are used only for register transfer. The input vectors that cause the sequential machine to branch to the most number of control states are selected from the first category for inclusion in the table while the register transfer input vectors are weighted, using information from the petri net. The input vectors receiving the highest weight from this weighting process are selected and together with those selected from the control branch category, form the set of input vectors that provide input vector guidance. Again, portions of the input vector selection process are independent of the fault.

Although AHPL was used in this research, the results are applicable to any Computer Hardware Description Language that has the same structure as AHPL. That is, the expressions in that particular CHDL must be classifiable as:

1. Conditional Register Transfer expression

2. Unconditional Register Transfer expression

3. Conditional Control Branch Expression

or 4. Unconditional Control Branch Expression.

Four very difficult circuits were used as case studies to test the proposed guidance mechanism. The sensitization search goal for each of these circuits was selected to be as difficult as possible. In each case, the proposed guidance mechanism provides an improved performance in the sensitization search when compared with the guidance methods of the problem reduction graph of SCIRTSS III.

### 6.2 Limitations and Further Work

The effort to provide an automatic test sequence generation sequence has resulted in a complicated test generation system. For each sensitization search a new petri net has to be generated; although portions of this process simply involve linking subnets yet this can be time consuming. Further, where there are many input vectors, an input selection procedure must be evoked.

Although Computer Hardware Description Languages are becoming increasingly popular as design tools, many machine designs do not use them. This limits the scope of application of this work.

The generation of a new petri net for each fault can be avoided if we can have a petri net model of the machine itself such that each fault has a "unique impact" on the petri net. From this "unique impact" we can derive a heuristic cost value and perhaps be able to choose input vectors to guide the search. This research has not been able to produce such a petri net model of the machine; we had to generate the petri net starting from the goal nodes. This area can be investigated further.

The Problem Reduction Graph relies heavily on past SCIRTSS runs to obtain statistical information both for computing the heuristic value and terminating the graph generation. The petri net relies on statistical data from previous runs only for terminating the petri net generation. It would be desirable to get rid of relying on statistical data from previous runs completely. Maybe if we can produce the "universal" petri net mentioned in the previous paragraph then the problem would disappear. If not, a user specified optimum maximum transition time must be given for terminating the petri net generation. This optimum number is not yet known.

### 6.3 <u>Conclusion</u>

The four case studies of Chapter Five are complex sequential circuits with diverse characteristics and were selected with the aim of examining potential weaknesses in the approach. Moreover, the initial states were selected to be a maximum distance from the goals. Based on these four tests, we conclude that for sequential machines with very different characteristics, the guidance provided for sensitization searches using the petri net derived from the Computer Hardware Design Language description of the machine, is significantly more efficient. Sensitization searching in SCIRTSS is thus less likely to encounter node limit termination. Petri nets have been used in various areas of computer science to study the interconnection properties of systems. In our approach we have diverged from the normal use of petri nets when applicable; the idea of using these nets to analyze a Computer Hardware Description Language with the aim of guiding a state space search is novel and has proven to be remarkably effective.

APPENDIX A.1

## SCIRTSS SEARCH ROUTINES

•

FORTRAN IV G LEVEL 21

MAIN

13/34/28

PAGE VOOL

CT C PRUGHAM TO PERFURM SCIRTSS IV SEARCH C K. E. TORKU DECEMBER 7TH 1978 С ...... С CONTROL STATE BRANCHING FUNCTION TABLES. NUMBER OF SUCCESSOR C.S. FUR C.S. I. C NRSCS(1) С KSSC([.J) J-TH SUCCESSUR C.S. TU C.S. I. NUMBER OF TERMS IN BRANCHING FN. FROM C.S. I TO С NRTRMS(I.J) THE J-TH SUCCESSOR. С VECTORS TO REPRESENT THE TERNS OF THE CONTROL STATE BRANCHING FNS. С EACH VECTUR (I.J.K) IS THE L-TH TERM OF BR. FN. FROM C.S. J TD C THE K-TH SUCCESSUR. C BIT I =0 FOR DON'T CARE OR ZERD ON INPUT OR FF 1. С **≈1 FOR VALUE REQUIRED OR 1 FOR INPUT OR FF 1.** С С MEIP(L.J.K) VECTOR OF REQUIRED INPUTS С MFIV(1.J.K) VALUES REQUIRED FOR INPUTS GIVEN BY MEIP VECTOR OF REQUIRED FFIS FOR TERM. С MFSP(1.J.K) VALUES REQUIRED FOR FF'S INDICATED BY MESP. MESV(1.J.K) С С PETRI NET ARRAYS C KTYP(N) NTH TRASITION TYPE KPNAH(1) ITH PLACE NAME С С LNK(1) INDEX TO VECTOR OF PLACES С M(J) MARKING VECTOR KR(1) VECTOR OF FIRED TRANSITIONS С NO OF INPUT PLACES TO TRANSITION N С NIPL(N) IPLAD(N) POINTER TO TO SET OF INPUT PLACES TO TRANSITION N С С KTRIN(N) LIST OF INPUT PLACES TO TRANSITION N OUTPUT PLACE OF FRANSITION N C KOPL(N) KTRT(NN TRANSITION TIME OF TRANSITION N С IDESPINE POINTER TO IMMEDIATE DESCENDANTS OF TRANSITION N С INDCI(N) SET OF IMMEDIATE DESENDANTS OF TR. N С POINTER TO SET OF TRANSITIONS TO WHICH KOIR(I) С С PLACE I IS OUTPUT С LOSTR(1) LIST OF TRANSITIONS TO WHICH OUTPUT PLACES PUINT С С NP NU OF PLACES IN THE PETRI NET NO OF TRANSITIONS IN THE NET С NT С NTPL NO OF TERMINAL PLACSE 1-TH FF VECTOR (VALUES PRESENT) FOR GRAPH. MGRP(1) C. I-TH FF VECTOR (VALUES WHERE REQUIRED) FOR GRAPH. С MGRV(1) NUMBER OF INPUT VECTORS TO BE APPLIED AT C.S. I. С NCSIV(I) J-TH INPUT VECTOR TO BE APPLIED AT C.S. I. С MCSIP(1.J) С MCSIV(1.J) SEARCH SPACE. I-TH ELEMENT OF EACH ARRAY IS FUR I-TH NUDE. C. I-TH JUAL HODL, FF 'S WHERE VALUES ARE REQUIRED. С MGUALP(1) С HGUALV(1) 1-TH GUAL NUDE: REQUIPED FF VALUES. MACHINE CUNTROL STAF AT NUDE 1. С NODEC 5(1) С NODIP(1) FULL INPUT VECTOR APPLIED TO PRESECESSUR TO REACH 1 С NSTATE(1) FULL FLIPFLOP VALUE VECTOR FOR CURRENT (I-TH) NODE. INDEX TO THE PREDECESSOR OF NUDE I. C NPRED(1) С NUDLEV(1) LEVEL OF THE SEARCH GRAPH FOR NODE 1.

FURTRAN IV	G LEVEL 21	MAIN	DATE = 78341	13/34/28	р
•	C NODEH(I) C COMMUNICATION	HEURISTIC WEIGH Vectors for Psonsm i	COMPUTED FOR NODE 1.		
	C KTRMI(I)		EQUIRED VALUE FOR INPUT	1.	
	C KTRMF(1)		EQUIRED VALUE FOR FLIPF		
	C MTRMF(I)	VECTOR OF NEXT			
		LIARY USE VECTOR.			
	C KTEMP(1)		TURAGE USE ARRAY.		
	C	ountrine priorit o			
	c				
0001	INTEGER	NR5C5(25).KSSC(25.5)	NRTRMS(25.5)		
0002	DIMENSION				
0093	INTEGER	· · ·	000) +NPKED(1000) +NUDEH(	1000)	
0004		EMP(5) NUDLEV(1000)			
0005	INTEGER	KGUAL(5)		•	
0006	INTEGER	MF LP (25, 5, 5) + MF LV (25	5.5).MFSP(25.5.5).MFSV	(25,5,5)	
0007	INTEGER	MCS [P(25,15),MCSIV(2			
0008	INTEGER MO	JOALP(5) . MGDALV(5) . NS	TATE(1000)		
0009	LUGICAL FS	ST. CUVER.DEBUG			
0010	LUGICAL P	CSBF+PGRNDS+PGRWT+PHT	٧V		
0011	COMMUNZPA	<td></td> <td></td> <td></td>			
0012	COMMUNZNS	LMZKTRME(16),KTRMF(36	•MTRMF(36)•NRFF		
0013	COMMUN/HE	JSBZNE, IMEGA, KPNAM(10)	)).LNK(100),KUPL(100),K	TRT(100),	
	+IPLAD(100)	+NTPL(100)+KUTR(100)-	IMUCT(480), IDESP(120),	LSUTR(240).	
	*KTRIN(240)	•KTYP(100),ITERP(45)	.KTRTP(85).KTPTA(50).KN	1PL(10,3),	
	+MGRP(40)+1	4GRV(40)+NT+NP+NTPL			
0014	CUMMUNZPR	LNTZP CS UF , PGRNDS , PGRW	E.PHINV		
0015	EQUIVALENO	CE (KNIRL,KSNOJE)			
0016	INTEGER#2	SETA(1000)			
0017	DATA BLAN	(•XNEW•DELZ• •••NE	<pre># *#*DLET*/</pre>		
0018	DATA KSZ+0	15 •/			
0019	DATA KGRZ	'GR • 1/			
0020	DATA DEBUG				
0021	1RXA=0554		•		
		SCTION ++++++++++++++	* * * * * * * * * * * * * * * * * * * *	*******	
	C				
	C READ GENERAL				
0022		EIN NRFF NCS			
0023	READ 1.NL				
0024		PCSBF, PGRIDS, PGRWT, PI	1107		
0025	7777 FORMAT (5)	-			
0926		NEINONEFFONCSONLIMOI			
0027		ZOX, INUMBER OF INPU			
		ABER OF FLIPFLUPS 149			
		ABER OF CONTROL STATES			
			•11)/•2)X•*OMEGA*•150•1	10771	
0004		AUL STATE BRANCH FUNCT	11053.		
8200		) PRINE 802	na stalenta tenset a 23		
0029		K++CONTROL STATE BEAN	CH COUCH LUNG . * . K J		
06.00	DU 12 1=1				
0031	READ 1+NS				
0033 0033	NRSCS(1)=				
0033	IL THORN	) PRIME 503+L+NSCS			

PAGE 0002

132

٩

રે

FORTRAN IV	G LEVEL	21	MAIN	DATE = 78341	13/34/28	PAGE 0003
0034	608	FORMAT (20X . + CONTRUL	STATE ++13+10X+13	. SUCCESSORS!)		
0035		00 12 J=1+NSCS				
00JÚ		READ 1. KSSC(1.J).	NTRMS			
0037		NRTRMS(1+J)=NTRM5				
0038		IF (PCSBF) PRINT 80				
0039		FORMAT(20X+* C+S+ C 30X+*INPUTS*+10X+		HAS 13, 1 TERMS. 1	1	
0040		DU 12 K=1.NTRM5				
0041		READ 2. KTRMI.KIRMF				
0042		IF(PCSBF) PRINT 805				
0043		IF (PCSBF) PRINT 806	• (KTRMF(1X) • 1X=1 • N	RFE)		
0044		FORMAT(30X+1611)				
0045	806	FURMAT (1H+ ,50X ,3GI1	3			
0046		NVEC=NRIN	0/1 I.W	¥ \		
0047		CALL PACK(KTRNI,MFI	P(1+J)K/+MP EV(E+J+	~//		
0048		NVEC=NRFF	OTI TRA MERMER. I.	~ ` ` `		
0049 0050		CALL PACK(KTRHF, MF5 CONTINUE	P(1.J1K) + Mr. 34(1.J)	~ / /		
0051		FORMAT(315)				
0052	-	FURMAT(UUT1)				
0032		AD IN STARTING NUDE	AND SET UP AS FIRS	I NODE .		
0053		READ 4'. KNTRL. MIRME				
0054		PRINT BID.KNTRL. (MT	RME(IX),IX=1,NRFF)			
0055	810	FURMAT (//15X, *STAR			•,3611)	•
0056		CALL PACK (MTKMF . X . N	STATE(1))			
	C RE	AD IN GUAL NODES.				
0057		READ 1, NGUALS				
0058		PRINT 820+NGDALS				
0059	820	FURMAT (///15X++GUAL	NUDES++10X+13++ N	DDES )		
0060		DO 10 I=1,NGDALS				
00ú1		READ 4,KGUAL(1),(KT				
0062	4	FURNAT (15.5X.3611)				
0063		PRINT 822,KGDAL(1).	-			
0064		FURMAT (30X++C+S+++1		,		
0065	19	CALL PACKIKTRMF+MG0 CALL GPINT	ALP(1) MGUALV(1))			
0000	e or	CALL GPINT AD IN CONTROL STATE	INOUT VECTORS.			
9067	ς ΝL	IF (PHINV) PRINT 84				
0068	840	FORMAT (////20X. THE		RS BY CONTROL STAT	(E++/)	
0069	040	DU 17 1=1,NCS				
0070		KEAD 1. N				
0071		LF (PHINV) PRINT 84	1 . 1 . 1 .			
0072	841	FORMAT(20X+CUNTEUL		+ VECTORS.+ )		
0073		NCSIV(1)=H				
0074		NVFC=NR1N				
0075		D0 17 J=1+N				
0076		READ 2. KTRMI				
0077		IF (PHINV) PRINT 82	1.CKFRMI(1X).IX=1.	SRIN)		
0078		FURMAT(10%,3611)		•		
0079	17	CALL PACK(KTRHI, MCS	Tb(1*1)*WC21A(1*1)	)		
0080		00 888 N=1+1000				
0081		31.TA(N)=0				

•

.

J

.

.

133

.

.

FORTRAN IN	GLEVEL 21	MAIN	DATE = 78341	13/34/28	91
0082	888 CONTINUE C				
	C SET UP STARTING	NODE POINTERS.			•
0083	PRINT 850				
0084	850 FURMAT(1H1+/	//45X. STATE SPACE	SEARCH!///	,	
			EL!+4X+'COST_VALUE'+3X+ 5X+'STATE_VECTOR'//)	*C.S.*.4X.	
0085	NCALLS=0				
0086	NRNDS=1				
0087	NODE=0				
0088	NUDECS(1)=KN				
0089	NX ST T≓NSTATE	(1)			
00.80	NUD1P(1)=0				
0091	NE=0				
0092	NODLE $V(1) = 0$				
0093	FST= TRUE				
0094	GO TO 500			•	
	C				
	C SEARCH EXPANSIO	N LUUP			
	C C SCAN FUR NEXT N		•		
			WE HAVE WETTLE THE CHALLER	TUCHDICTIC	
	C VALUE WHICH NEV	ER BEFORE BEEN EXPA	HE UNE WITH THE SMALLES	I HEURISIIC	
0095	9 FST=.FALSE.				
0096	M1NH=3000				
0097	1=NRND3				
8600	109 l = l - l				
0099	IF (1.LE.0)				
0100		•GE•MINH) GU TO 109			
0101	MINH=NODEH(1	Q+1) GO TU 109			
0102 0103		,			
0104	GO TO 109				
0104		NPUT FROM LAPUT VEC	TOR SEL.		
			* * * * * * * * * * * * *		
0105		1500) GU TU 114			
0106	PRINT 902				
0107		X. MINIMUM HEURISTI	C NUDE SEARCH FAILS	,	
		H TERMINATED . * )			
01 08	STOP				•
0109	114 KSNUDE = NUDEC	S(NOUE)			
0110	HR1=NCSIV(KS	NODE )			
0111	NSCS=NRSCS(K	SNUDEI			
0112	SETA(NODE) =	1			
	C PLACE NODE UN S	ETA 🔒 ALREADY EXPAN	DED		
0113	NE =NUDLEV ( NO	DE)+1			
0114	00 200 IIN#I			•	
	C CONTRUL STATE A	PPLICATION LOUP.		•	
0115	DÚ 300 ICS=1	INSC 5			
0116	NVEC=NRIN				
0117			110) MCSIA(K2000E+110))		
0118	LF (DEBUG) P	KENE 1501+(KTRME(EX	)+[X=1+[[]		

.

4

.

PAGE 0004

.

.

٠

•

FURTRAN IV G	LEVEL	. 21	MAIN	DAT	E = 1	8341	13/34/28
0119	1501	FORMATCIOX. INP	UT APPLICATION	LOUP*+ 161	1)		
0120		J]=0		•			
0121		NTRM=NRTRMS(k					
0122		DO 301 1=1+NTRM					
	с сн	IECK IF TERM IS S	SATISFIED BY STA	TE OF PREDE	CESSO	R NODE .	
0123		NVEC=NRFF				100 11 10717	
0124			MFSP(K3NUDE, ICS	+ L J + MI- SV (K S	/40126 +	ICS+IJ+NSIA1	E(NUDE))
		C ) GU TU 301 Rm was satisfied		TEDME CAT	ICEIC	n.	
0125	C IC	JJ=JJ+1 JJ=JJ+1	TO PORM TABLE U	IL ICKWO 241	19-16	U •	
9126		JJ-JJ+1 KTEMP(JJ)=1					
9120	c cue	CK IF INPUT SAT	CCICC TEDM				
0127		NVEC = NRIN					
0128			MF, MF (KSNODE)	ICS. I. MEIN	IKGNO	05.165.11)	
0129			NT 1500. (K TRMF ( 1		( Kanu		
0130	1 500	FURMAT(10X, "CS					
0131		41904 J=1.00 UG					
0132		IF (KTRM1(J)+GT					
0133		IF (KIRMF(J).GT					
0134		• • • • • • • • • • •	KIRME(J)) GU T	0 301			
0135	309	CONTINUE					
0136		GU TU 350					
0137	301	CONTINUE					
0138		1F (JJ.E0.0) GC	1 U 300				
	C DV	ERRIDE INPUT VEC					
0139		CALL RANDUCIRXA	A.IRXU.RANE)				
0140		IRXA=IRXB					
0141		J=RANF+NTRM+1					
0142		CALL UNPACK(KTR	MF ME IP (KSNUDE 1	ICS, J), MFIV	(KSNO	DE ICS J)	
01 43		IF (DEBUG) PRIM	4T 1505, (KTRMF(1	X),[X=1,[1]			
0144	1505	FORMATCLOX, * UV6	RRIDE INPUT VEC	TUR 16 EL)			
		RGE INPUT VECTUR		ECTOR			
0145	350	1190 J11 J=1+NR1					
0146		••••••••••	•2) KTRM1(J)=KT	'RMF(J)			
0147	311	CONTINUE					
0148			1593.(KTRM1(1)	•••••			
0149		FURMAT(10X.*MER	GI. THPUT VECTOR	*******			
0150	C ICA	NDOM FILL					
0151		DD 201 [=1.Nk10					
0132		IF (KTRMI(I).L(					
0153		CALL RANDU(1RX/ 1RXA=1RXB	VETRO HOUR F				
0154		KIRMI(I)=RANFEC	1.6				
0155	201		/• 5				
0155	L / I		4F 1595. (KTRAL(I	x).[x=1.11)			
0157	1 5 0 2		NDOM FILL RESULT				
	c						
		SEUDO-NSIM ROUTIN	NE TO STAULATE O	IRCULT BEHA	vior.		
	с с						
0158		NCALLS=NUALLS+1	1				
01 59		NVEC=NRFF					
0160		CALL UNPACKERTI	ME + 9 + NJ TATE CHUI	)C))			

.

13/34/28	

.

PAGE 0005

.

135

.

FURTRAN IV	G LEVEL	21	ма ін	DATE = 78341	13/34/28	PAGE 0006
0161		CALL PSDNSM	(KNTKL)			
0162		NVEC=NRIN				
0163		CALL PACK(K	TRM1.X.NUD1P(NRND5))			
0164		NVEC=NRFF	•			
0165			TRMF+X+NXSTT)			
0166		NSTATE(NRND				
0167			S)=KSSC(KSNUDE+ICS)			
0168		NOOLEV(NRND	S)=NE			
	C					
			TIC VALUE FUR VECTOR			
0169	500		(NODECS(NRNDS) + NXSTI	IVAL )		
0170		• • • • • • • • • •	•1023) GD TO 1010	•		
0171		PRINT 100.		N: 1007 ATA 1101		
0172	100	-	EURISTIC VALUE EXCEED	35 1023 AT +1197		
0173	с с <b>и</b>	IVAL=1023			<b>F</b>	
0174		N=NRNDS	NOAM NUDE. ASSIGN M	INIMUM HEURISTIC LINKAGE		
0175	1010	NUDEH(NRNDS	.) = 1 // AL	•		
0170		NTEMP=NRNDS				
0177		STAT=BLANK	•			
••••	с сн	ECK FOR REAL	LSED GUAL			
0178	4.00	00 102 1=1.				
0179				(I) • NSTATE(NRNDS) )) GO 1	TO 102	
0180			).LT.0) GO TO 900			
0181		IF (KNTRL.E	Q.KGUAL([)) GU TU 90	D		
0182	102	CUNTINUE				
	C CHE	CK IF NODE W	AS ALREDY EXPANDED.	IF SO DELETE		
	C IF	ALREDY EXPAN	IDED BUT HAS LOWER CO	ST VALUE		
	C REM	OVE FROM SET	A AS A CANDIDATE FO	REXPANSION		
0183	103	N=N-1				
0184		IF (N.LE.0)				
0185			N) • NE • NSTATE( NKNDS) )			
0186			N) . NE . NUDECS ( NRNDS ) )			
0187			I) • LE• NUDEH(NRNDS)) G	1 10 100		
0188			EQ.0) GU TU 1111			
0189 0190		STAT=XNEW				•
0140	с . Ори	SETA(N) = 3 OVC FRUM SET	•			
0191		GU TO 135	A 1			
0192		CUNTINUE				
0193		N001P(N)=N0	D 10 (NBANDS )			
0194		NPRED (N) = 14				
0195		NUDEH(N)=NC	···· ·			
0196			IDDLEV (NRNOS)			
0197		GU TU LOS				
0198	101	NTEMP=NTEMP	**1			
0199			T-1000) GU [1] 105			
0200		PEINT 108				
0201	1.03	FORMAT ( PP A	ARRAY DIMENSIURING EX	CEEDED. SEARCH HALTS.*	)	
0202		\$10P				
0203	106	STAT=DEL				
0204	105	PRINT 860.	STAT HUALLS HRNDS ING	DLEV(NRNDS), IVAL, HODECS	(NRND3),HODE	

.

.

.

		C • (KTRML(IX) • IX=1 • NRIN) • (MTRMF [IX) • IX=1 • NRFF •
)205	860	FORMAT(1X,A4,T8,G(15,5X),AX, 1111,T90,3611)
0206		NRNDS=NTEMP
0207		IF (FST) GO TO 9
0208		LF (STAT.EQ.XNEW) PRINT 862. N
0209	865	FURMAT(1H+• * NEW* • 14)
0210		IF (NCALLS,LE,NLIM) GU TU 300
0211		PRINT 107
0212	107	FORMAT (* NSIM CALL LIMIT EXCEEDED, SEARCH HALTS,*)
0213		STOP
0214	300	CONTINUE
0215	200	CONTINUE
0216		GU TO 9
0217	900	CALL UNPACK(KTRMF,MGUALP(I),MGUALV(I))
0218		PRINT 904.(KTRNF(IX).(X=1.NRFF)
0219	901	FURMAT(///45X, 'SEARCH SUCCESSFUL'///30X, 'GUAL REACHED',5X,3611)
0220		PRINT 905.(MTRMF(LX).1X=1.NKFF)
0221	905	FORMAT (30X, FINAL NODE 4,5X,3611)
0 2 2 2		PRINT 075-NCALLS
0 2 2 3	875	FURNAT (//20X.19. ' NSIM CALLS')
0224	013	STOP
0225		END

MAIN

FURTRAN IV G LEVEL 21

.

.

13/34/28

PAGE 0007

.

.

DATE = 78341

.

.

137

FORTRAN IV	G LEVEL	21	14A 114	DATE = 78341	13/34/28	PAGE 0001
	CT					•
0001		SUBROUTINE	UNPACK(K+KP+KV)			
0002		INTEGER K	36)			
6003		COMMUNZPAK	/N			
0004		ка=кр				
0005		KW=KV				
0006		[ =N				
0007	1	KUQ=KQ/2				
0008		KWW=KW/2				
0009		K(1)=2				
0010		1F (KQQ#2.	GE,KQ) K(1)=0			
0011		1F (KWW#2.	LT.KW) K(1)=1			
0012		KO=KQU				
0013		KW=KWW				
0014		1=1-1				
0015		IF (1.GT.0	) GO TO 1			
0016		RETURN				
0017		END				

•

.

· ·

.

· •

.

.

.

.

.

.

FORTRAN IV	G LEVEL 2	21	MA EN	DATE =	78341	13/34/28
	C/4					
	CT					
0001	LC	DGICAL FUNCTION CO	VER(AP+MV+KV)			
0002	11	ITEGER K(36).M(36)			,	
0003	CĽ	MMUNZPAKZN				
	C DETER	MINE IF THE VALUE	S IN THE K-VECTOR	SATISFY	THE REQUIREMEN	ITS
	C PRESE	INTED BY THE M-VEC	TUK •			
0004	Ct	)VER=.FALSE.				
0005	CA	LL UNPACK(K, J, KV)				
0006	CA	LL UNPACK (N. MP. MV	)			
0007	DC	) [ ]=1•N				
0008	16	* (M(1).GT.1) GO T	01			
0009	1 F	- (M(1).NE.K(1)) R	ETURN			
0010	1 CL	INTINUE				
0011	Ca	IVER=•TRUE•				
0012	RE	TURN		•		
0013	EN	4D				

•

.

.

.

PAGE 0001

•

٠

• •

FORTRAN IV G LEVEL 21

MAEN

DATE = 78341

PAGE 0001

13/34/28

	CT .
0001	SUBROUTINE PACK(K+KP+KV)
	C REDUCES AN ARRAY TO TWO INTEGER WORDS
0002	INTEGER K(36)
0003	COMMON/PAK/N
0004	KP=0
0005	KV=0 ,
0006	DO 1 1=1+N
0007	KP=KP+KP
0008	KV=KV+KV
0009	IF (K(1)+GT+1) KP=KP+1
0010	IF (K(I)+EQ+1) KV=KV+1
0011	1 CONTINUE
0012	RETURN
0013	END

APPENDIX A.2

.

ł

•

PETRI NET AND HEURISTIC COST VALUE ROUTINES

	C
	CT
0001	SUBROUTINE GPTNT
	C ROUTINE THAT GENERATES THE PETRI NET
	C READ IN PLACE ARKAYS AND SET PUINTERS
0002	COMMON/HEUSB/NE, IMEGA, KPNAM(100),LNK(100),KUPL(100),KTRT(100),
	\$1PLAD(100).N1PL(100).KUTR(100).IMDCT(400).IDESP(120).LSOTR(240).
	*KTRIN(240),KTYP(100),ITERP(45),KTRTP(85),KTPT4(50),KNIPL(10,3),
	+MGRP(40),MGRV(40),NT,NP,NTPL
0003 -	DIMENSIUN_INPUT(9,100).KTEM(20).ITEM(20).KTRMF(36)
0004	LOGICAL DEBUG
0005	DATA DEBUG/.FALSE./
0006	DATA REG,KONTR, IXIN,LAST,SP / 1R1,1C1,1I1,1F1,1 / /
0007	M == 0
0008	$\dot{n} = 0$
0009	IND = 0
	C READ IN PLACE TUKENS
	C NEXT CARD
0010	120 N = N + 1
0011	READ 10,(INPUT(J,N),J=1,9),K0,(KTEH(J),J = 1,8)
0012	10 FORMAT (9A1,1X,12,1X,812)
0013	IF (INPUT(1.N).EQ.LAST) GO TU 27
0014	LOK(N) = 0
0015	KPNAM(N) = INPUT(1,N)
0016	IF (KPNAM(N) $\in Q_{\bullet}(KUNTR) LNK(N) = KQ$
0017	1F (KQ.GE.0) GU TU 16
0018	READ 72,KTRMF
0019	72 FURMAT(8011)
0020	M = M+1
0021	CALL PACK(KTRNF, MGRP(M), MGRV(M))
0022	1.NK(N) =M
0023	16 CONTINUE
	C SET PUINTER TO SET OF TRANSITIONS TO WHICH PLACE IS OUTPUT
0024	IND = IND +1
0025	KUTR(N) = LND
0026	$00 \ 18 \ I = 1.8$
0027	LSOTR(IND) = KTEM(I)
0028	1F (KTEM(1)+EQ+9) GU TU 20
0029	1ND +1
0030	10 CUNTINUE
0031	20 GD TU 120
	C GET TOTAL # OF PLACES
0032	27  NP = N - 1
	C NUW READ IN TRANSITION ARRAY
0033	N = 0
0034	1ND = 0
0035	M ≕0
0036	220 N = N+1
0037	READ_200,KTYP(N),HTPL(N),(KTEH(J),J_=E,8),KOPL(N),
	CK[RI(N), (1TEM(J), J = 1, 13)
0030	230 FORMAT(11,1X,12,1X,312,1X,12,1X,12,1X,12,1X,1012)
0039	JF (KTVP(N)+G1+G) GU TU 300

MAIN

DATE = 70341

13/34/28

•

FORTRAN IV G LEVEL 21

PAGE 0001

C SET POINTER TO IMPOT PLACES OF CURRENT TRANSITIONS 0040 IPLADING =INOF 0041 IPLADING =INO 0043 IF (KTER(1).E0.0] GU 10 20 0044 XITINIINO = KIEAGI 0044 XITINIINO = KIEAGI 0044 CITINIINO = KIEAGI 0047 IDESP(K) =44 C THEA DORESS 0049 DU 29 1=1.10 0050 IDESP(K) =44 C THEA DORESS 0049 DU 29 1=1.10 0051 IF KIEAGI 0053 JO TO 220 0053 JO TO 220 0054 JO UTO 220 0055 JO NT EN = 1 C TOTAL NU GF TRANSITIONS C FMINT THE PERT HET 0056 PRINT 400 0057 COMATIONS. C FMINT HE PERT HET 0057 OU FORMATIONS. C FMINT HE PERT HET 0050 DU 470 NT.NT 0051 DI FORMATIZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ	FORTRAN LV	G LEVEL	21	GP THT	DATE = 78341	13/34/28	PAGE 0002
0011         IPLADIN = HO           0022         D0 25 1=1.8           0043         IF (KTEM(1).E0.3) GU TU 28           0044         KINININD = KTEM(1)           0045         INO = HON-1           0046         SC UNTINUE           0047         28 M = M+1           0048         IDESPIN = H           0049         DU 29 1=1.10           0040         IESPIN = H           0041         IESPIN = H           0042         IF (ITEMITEMIT)           0043         ID 29 1=1.10           0044         ITEMIT           0055         29 CUNTINUE           0055         29 CUNTINUE           0055         20 0 TO 220           0056         PRINT 400 FRANSITIONS           C TOTAL NU UF TRANSITIONS         C PRINT 100 FRANSITIONS           C TOTAL NU UF TRANSITIONS         C PRINT 400 FRANSITIONS           0056         PRINT 400 FRANSITIONS           0057         400 FURMATINI,///////////////////////////////////		C SET	POINTER TO	INPUT PLACES OF CURR	ENT TRANSITIONS		
0042         D0 25 1=1.6           0043         LF KCTEM(1).EQ.) 5 CU 10 28           0044         KTRININD) = KTEM(1)           0045         LND = KTEM(1)           0046         25 CUNTINUE           0047         20 K = AR1           0048         LDESP(N) = AR           0049         DESP(N) = AR           0040         CTEE AUROS           0041         DESP(N) = AR           0042         CTEE AUROS           0043         HOCTANI = ITEM(1)           0045         CTEE AUROS           0045         JD CUNTINUE           0052         M = AR1           0053         JD CUT TEMENTINE           0054         JD CUNTINUE           0055         JD NT = N = -1           C TOTAL NU OF TRANSITIONS           C PRINT 400           0056         PRINT 400           0057         PRINT 400           0058         JD CUNTINUE           0059         401 FUMATC///SA:INSTINNACOL (N)           0050         DU ATO N=LAR           0051         PRINT 400           0052         SD FUNTA (NULE)           0053         JD FUMATC///SA:INSTIN,KUPL(N)           0054 <t< td=""><td>0040</td><td></td><td>IND =IND+1</td><td></td><td></td><td></td><td></td></t<>	0040		IND =IND+1				
0043         IF (KTEM(1),E0.)) GU TU 20           0044         KTININION KEEMI)           0045         INO =INO+1           0046         EXPENDENCE           0047         20 M = MI           0048         IDESP(N) =A           0049         DESP(N) =A           0040         IDESP(N) =A           0041         IDESP(N) =A           0042         ITE (III.GLO.) GU TU 30           0053         29 CUMTINKE           0054         30 QU TO 220           0055         30 QU TO 220           0056         30 QU TO 220           0057         400 FURNATIUM.FETUNET           0056         PRINT 400           0057         400 FURNATIUM.FETUNET           0058         001 FURNATIUM.FETUNET           0059         401 FURMAT(///, sx,+LISTING OF PERT NET+)           0050         DU 470 NET, AT           0051         DU 60 NETUNET           0052         PRINT 400           0053         DU 470 NET, AT           0054         DU 700 ANT NET, AT           0055         DU 470 NET, AT           0056         DU 470 NET, AT           0057         AD OF FURMATINT           0058	0041		IPLAD(N) =1	ND			
0044         NTRINCIND = NTER(1)           0045         LND =TNN1           0046         25 CUNTINUE           0047         20 M = Mt1           0048         LDESP(N) =A           0049         DU 29 L=1,10           0050         THE ADDRESS           0049         DU 29 L=1,10           0051         TF (ITEM(1),E0.0) GD TU 30           0052         N = Mt1           0053         29 CONTINUE           0054         JO TO 220           0055         GO TO 220           0056         THO TANSTITUMS           C TOTANNE         TOTANNETTONS           C TOTANNE         TOTANNETTONS           C TOTANNE         TOTANSTITUMS           C TOTANTANO         TOTANSTITUMS           C TOTANTANO         TOTANTANO           0055         TOTANTANO           0056         PRINT 401 <td>0042</td> <td></td> <td>DO 25 1=1.8</td> <td>l i i i i i i i i i i i i i i i i i i i</td> <td></td> <td></td> <td></td>	0042		DO 25 1=1.8	l i i i i i i i i i i i i i i i i i i i			
0045         IAD #IND:           0046         25 CUMTINUE           0047         20 M = Mit           0048         IDESP(N) = M           C         THE ADDRESS           0049         DU 29 L=110           0050         INUCT(M) =ITEMIL           0051         IF (ITEMIL)=E0.0) GU TU 30           0052         M = Mit           0053         29 CUNTINUE           0054         30 GU TO 220           0055         30 M = N = 1           C         CTOTAL NU OF TRANSITIUNS           C         PRINT 400           0056         30 GU TO 220           0057         400 FORMATININ////.15X.*LISTING DF PETRI NET*)           0058         CPRINT 400           0059         PRINT 400           0050         DU ATØ NI IN////.15X.*LISTING DF PETRI NET*)           0051         PRINT 401           0052         CORTANIT (IN ////.15X.*LISTING DF PETRI NET*)           0053         A0 FRINT 400           0054         A1 FRINT 400           0055         A0 FRINT 400           0056         PRINT 401           0057         A00 FORMATING X.*INANDE           0050         DU ATØ NI HIN PHPINE	0043		LF (KTEM(1	1.EQ.)) GU TU 28			
0046         25 CUNTINUE           0047         20 M = NH           0048         10E5P(N) = M           0049         00 29 L=1,10           0040         00 29 L=1,10           0051         1F (ITEM(I).E0.0) GD TO JO           0052         N = M+1           0053         29 CONTINUE           0054         JO GI TO 220           0055         300 NT = N = 1           C TOTA NO OF TRANSITIONS           C FORMATION OF TALOSS.	0044		KTRINLINDI	= KTEM(E)			
0047 28 M = 441 0040 IDESP(N) = 44 C THE ADDRESS 0040 DU 29 1=1,10 0050 INUCT(A) = 1TEA(1) 0051 IF (ITEA(1).EQ.0) GU TO 30 0052 H = 441 0053 30 GU TO 220 0054 30 GU TO 220 0055 GUNTINUE 0056 PRINT HE PETRI NET 0056 PRINT 400 0057 400 FORMAT(1)H,////,15X,*LISTING OF PETRI NET*) 0058 OF FORMAT (1)H,////,15X,*LISTING OF PETRI NET*) 0059 OF FORMAT (1)H,////,15X,*LISTING OF PETRI NET*) 0059 OF FORMAT (1)H,////,15X,*LISTING OF PETRI NET*) 0050 OF FORMAT (1)H,////,15X,*LISTING OF PETRI NET*) 0051 OF FORMAT (1)H,////,15X,*LISTING OF PETRI NET*) 0050 OF FORMAT (1)H,////,15X,*LISTING OF PETRI NET*) 0051 OF FORMAT (2), 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7,	0045		IND = IND+I				
0040 IDESP(N) =4 C THE ADDRESS 0049 D0 29 1=1.10 0050 INT TTEM(1).E0.0) G0 TU 30 0051 IF (ITEM(1).E0.0) G0 TU 30 0052 H = M+1 0053 29 CDNTINUE 0054 J0 GU TO 200 0055 J0 NT =N - 1 C TOTAL NU OF TRANSITIUNS C PRINT NE PETRI NET 0056 PRINT 400 0057 400 FURMAT(1).////15X.*LISTING DF PETRI NET*) 0056 PRINT 400 0059 401 FURMAT(///.9X.*ITANSITIUN'.5X.*TYPE'.5X.*OUTPUT PLACF*, C5X.*INPOT PLACES'.2X.*INAPDIAE DLSCOT *) 0050 D0 470 N=1.NT 0051 PRINT 400.NETYP(N).KOPL(N) 0052 450 FURMAT(5X.*ITANSITIUN'.5X.*ITYPE'.5X.*OUTPUT PLACF*, C5X.*INPOT PLACES'.2X.*INAPDIAE DLSCOT *) 0056 D0 470 N=1.NT 0056 M = IPLAON.NETYP(N).KOPL(N) 0056 M = IPLAON.NETYP(N).KOPL(N) 0056 M = IPLAON.NETYP(N).KOPL(N) 0056 M = IPLAO(N) 0056 M = IPLAO(N) 0057 KK =KTRIN(M) 0057 452 CUNTINUE 0057 452 CUNTINUE 0077 453 CUNTINUE 0077 454 CUNTINUE 0077 455 CUNTINUE 0077	0046	25	CUNT INUE				
C THE ADDRESS 0049 DU 29 1=110 10051 INCTIAL =1TERT(1) 0052 H = Att 0052 H = Att 0053 29 CUNTINUE 0054 30 GUT 0 20 0055 CONTINUE 0056 PRINT THE PETRI NET 0056 PRINT THE PETRI NET 0056 PRINT A00 0057 400 FURMAT(1H).////,15X.*LISING OF PETRI NET*) 0058 00 FORMAT(1H).////,15X.*LISING OF PETRI NET*) 0059 00 FORMAT(1H).////,15X.*LISING OF PETRI NET*) 0050 00 470 ATT. 0054 PRINT 400 0055 00 FORMAT(1H).////,15X.*LISING OF PETRI NET*) 0056 PRINT 400,NKTYP(N).KDPL(N) 0056 00 ATD. 0057 00 FORMAT(1H).////,15X.*LISING OF PETRI NET*) 0058 00 FORMAT(1H).////,15X.*LISING OF PETRI NET*) 0059 00 ATD. 0059 00 ATD. 0059 00 ATD. 0059 00 FORMAT(1H).////,15X.*LISING OF PETRI NET*) 0050 00 ATD. 0050 00 ATD. 0051 00 ATD. 0052 450 FORMAT(1H).////,15X.*LISING OF PETRI NET*) 0050 00 ATD. 0051 00 ATD. 0052 450 FORMAT(1H)./////,15X.*LISING OF PETRI NET*) 0050 00 ATD. 0051 00 ATD. 0052 450 FORMAT(1H)./////,15X.*LISING OF PETRI NET*) 0050 00 ATD. 0051 00 ATD. 0052 450 FORMAT(1H). 0053 00 ATD. 0054 1F INIMP.E0.01 OD TD. 0054 1F INIMP.E0.01 OD TD. 0055 00 ATD. 0056 00 ATT. 0057 450 FORMAT(15X.12) 0050 00 ATD. 0050 00 ATD. 0050 00 ATD. 0051 00 ATD. 0051 00 ATD. 0052 00 ATD. 0053 00 ATD. 0054 ATD. 0055 00 ATD. 0055 00 ATD. 0056 00 ATD. 0057 ATD. 0057 ATD. 0058 ATD. 0059 ATD.	0047	28	M = M+1				
0049 D0 20 141,10 0050 INDCT(M) = ITEM(I) 0051 IF (ITEM(I),E0,0) 3D TU 3D 0052 A = M+1 0053 20 CUNTINUE 0054 3D GU TO 220 0055 3D0 NT = N = 1 C TOTAL NU OF TRANSITIONS C PRINT THE PETRI NET 0056 PRINT 400 0057 400 FURMAT(I/I:SX:*LISTING OF PETRI NET') 0058 PRINT 401 0059 401 FURMAT(I//:SX:*LISTING OF PETRI NET') 0059 401 FURMAT(I//:SX:*TRANSITION'.5X:*TYPE:.5X:*OUTPUT PLACE'. C 5X:*INPUT PLACES'.2X:*INMEDIATE DESCOT ') 0060 D0 470 N=1.NT 0061 PRINT 401 0062 450 FURMAT(SX:*T:2:IDX:I2:IJX:*P':(2:IJX:*P':12) 0063 NINPP =NIP(IN) 0064 IF (INIMP.E0:0) GD TU 453 0066 D0 452 I=1.NIM/P 0066 JU 452 I=1.NIM/P 0066 IF RINT 400 (SKIRIMA) 0066 IF RINT 400 (SKIRIMA) 0077 452 CUNTINUE 0073 453 CUNTINUE 0074 A =IDUSY(N) 0075 UU 451 I=1:0 0076 KK = IHUCT(M) 0077 IF (KK.E0:0] UD TU 470 0078 A = IHUCT(M) 0079 410 FURMAT(SX:I2) 0079 411 FURMAT(CX:I2) 0070 A = IHUCT(M) 0071 FIRT 410.KK 0073 A = IHUCT(M) 0075 UU 451 I=1:0 0074 M =IHUCT(M) 0075 A = IHUCT(M) 0075 A = IHUCT(M) 0076 KK = IHUCT(M) 0077 A = IHUCT(M) 0077 A = IHUCT(M) 0077 A = IHUCT(M) 0077 A = IHUCT(M) 0078 A = IHUCT(M) 0079 A = IHURT 400 0079 A = IHURT 400 0070 A = IHURT 400 0071 A = IHURT 400 0072 A = IHURT 400 0073 A = IHURT 400 0074 A = IHURT 400 0075 A = IHURT 400 0075 A = IHURT 400 0076 A = IHURT 400 0077 A = IHURT 400 0077 A = IHURT 400 0078 A = IHURT 400 0079 A = IHURT 400 0079 A = IHURT 400 0070 A = IHURT 400 0070 A = IHURT 400 0071 A = IHURT 400 0071 A = IHURT 400 0072 A = IHURT 400 0073 A = IHURT 400 0074 A = IHURT 400 0075 A = IHURT 400 0075 A = IHURT 400 0076 A = IHURT 400 0077 A = IHURT 400 0078 A = IHURT 400 0079 A = IHURT 400 0079 A = IHURT 400 0070	0048		IDESP(N) =M	l .			
0050         IMCT(M) = ITEM(I)           0051         IF (ITEM(I),EG,G) & O TO 30           0052         M = M+1           0053         20 CUNTINUE           0054         30 GU TO 220           0055         300 MT =N = 1           C TOTAL NO UF TRANSITIONS           C PRINT THE PETRI HET           0056         PRINT 400           0057         400 FURANTININ           C PRINT THE PETRI HET           0058         PRINT 401           0059         401 FURANTIN// SX:TIANSITION'.5X:TYPE'.5X:(OUTPUT PLACF'.           0059         401 FURANTIN// SX:TIANSITION'.5X:TYPE'.5X:(OUTPUT PLACF'.           0050         D0 470 NT.NK           0051         FURANTIN// SX:TYPENDE'.5X:(OUTPUT PLACF'.           0053         PRINT 400.           0064         FURANTIN/ SX:TYPENDE'.15X:*P*:12:15X:*P*:12)           0063         NINPP =NIPL(N)           0064         IF (ININPF.ECO.0) GU U 453           0065         M = IPLOD(N)           0066         DU 452 I=1:NIMPP           0067         K = KTIN(M)           0068         IF (ININPF.ECO.0) GU U 470           0070         A00 FURANTINOX.12)           0071         MENT 400.               COTI NUE		C THE	ADDRESS	•			
0050         IMCT(M) = ITEM(I)           0051         IF (ITEM(I),EG,G) & O TO 30           0052         M = M+1           0053         20 CUNTINUE           0054         30 GU TO 220           0055         300 MT =N = 1           C TOTAL NO UF TRANSITIONS           C PRINT THE PETRI HET           0056         PRINT 400           0057         400 FURANTININ           C PRINT THE PETRI HET           0058         PRINT 401           0059         401 FURANTIN// SX:TIANSITION'.5X:TYPE'.5X:(OUTPUT PLACF'.           0059         401 FURANTIN// SX:TIANSITION'.5X:TYPE'.5X:(OUTPUT PLACF'.           0050         D0 470 NT.NK           0051         FURANTIN// SX:TYPENDE'.5X:(OUTPUT PLACF'.           0053         PRINT 400.           0064         FURANTIN/ SX:TYPENDE'.15X:*P*:12:15X:*P*:12)           0063         NINPP =NIPL(N)           0064         IF (ININPF.ECO.0) GU U 453           0065         M = IPLOD(N)           0066         DU 452 I=1:NIMPP           0067         K = KTIN(M)           0068         IF (ININPF.ECO.0) GU U 470           0070         A00 FURANTINOX.12)           0071         MENT 400.               COTI NUE	0049		00 29 1=1.1	0			
0051         IF (ITEM(1):02:0) GU TU 30           0052         H = A+1           0053         29 CUNTINUE           0054         30 GU TU 20           0055         30 AT = N = 1           C FUNT NE PETRI NET           056         PRINT A0           0054         00 FUNT THE PETRI NET           055         PRINT A0           0054         OF FUNT THE PETRI NET           0055         00 FUNATION           0056         PRINT A0           0057         400 FURMATION           0058         PRINT A0           0059         401 FURMATION         52,*15110 OF PETRI NET*)           0059         401 FURMATION         52,*15110 OF PETRI NET*)           0059         401 FURMATION         52,*23,*14001ATE DESCUT *)           0050         D0 470 N*KVP(N),KUPL(N)           0061         PRINT 450.N*KVP(N),KUPL(N)           0062         450 N*KVP(N),KUPL(N)           0063         NINPP = AIIPL(N)           0064         If (NINPP 50.0) GU TU 453           0065         M = IPLAO(N)           0066         DU 452 Li,NINPP           0066         DU 452 Li,NINPP           0067         KK = KTRIN(M)	0050						
0052       N = N+1         0053       29 CUNTINUE         0054       30 GU TO 220         0055       303 NT = N - 1         C TOTAL NU OF TRANSITIUNS         C PRINT THE PETRI HET         0056       90 FURMATINE         0057       400 FURMATINH.///.15X.*LISTING OF PETRI NET')         0058       90 FURMATINE         0059       401 FURMATI///.9X.*TRANSITIUN*.5X.*TYPE'.5X.*0UTPUT PLACE'.         0050       00 FURMATINE         0051       90 FURMATINE         0052       401 FURMATI///.9X.*TRANSITIUN*.5X.*TYPE'.5X.*0UTPUT PLACE'.         0053       401 FURMATI//.9X.*TRANSITIUN*.5X.*TYPE'.5X.*0UTPUT PLACE'.         0054       401 FURMATI/Y/.9X.*TRANSITIUN*.5X.*TYPE'.5X.*0UTPUT PLACE'.         0055       401 FURMATI/Y/.9X.*TRANSITIUN*.5X.*TYPE'.5X.*0UTPUT PLACE'.         0056       D0 470 N=1.NT         0066       D0 470 N=1.NT         0066       D0 470 N=1.NT         0066       D1 470 N=1.NT         0066       D1 470 N=1.NT         0066       D1 452 I=1.NINPP         0070       400 FURMATINAN         0071       MEMI AUG.XINNAN         0072       452 CUNTINUE         0073       453 CUNTINUE         0074	0051						
0053       29 CUNTINUE         0054       30 GU TO 220         0055       30 NT =N - 1         C TOTAL NU OF TRANSITIONS         C PRINT THE PETRI NET         0056       PRINT 400         0057       400 FURMATTINI,////,15X,*LISTING OF PETRI NET*)         0058       PRINT 400         0059       OI FURMATTINI,////,15X,*LISTING OF PETRI NET*)         0059       OI FURMATTINI,////,15X,*LISTING OF PETRI NET*)         0050       PRINT 400         0051       PRINT 400         0052       PRINT 400         0053       OI FURMATTINI,////,15X,*LISTING OF PETRI NET*)         0054       PRINT 400         0055       GO FURMATENCES,*LISTING OF PETRI NET*)         0056       PRINT 400         0057       OI FURMATTINI,////,15X,*LISTING OF PETRI NET*)         0058       PRINT 400, NENPLO         0064       FURMATENCES,*LISTINKEND         0062       FURMATENCES,*LISTINKEND         0063       NINPP =NIPL(N)         0064       If (NINPP,EO.0) GO TU 453         0065       M =10LST(N)         0066       DU 452 FILINKINN         0067       K = KTRINNN         0068       If (N.46,00 JO TU 470	0052						
0055         30) MT =N1           C         TOTAL NO UF TRANSITIONS           C PRINT THE PETRI NET           0056         PRINT 400           0057         400 FURMATINI,/////isx,*LISTING OF PETRI NET*)           0058         PRINT 401           0059         401 FURMAT///,9x,*TRANSITIUN*,5X,*TYPE*,5X,*OUTPUT PLACF*,           057         65.**(INPUT PLACES*,2X,*IMMEDIATE DESCUT *)           0060         00 470 P=1,NT           0061         PRINT 450,NKTYP(N),KUPL(N)           0062         450 FURMAT(5X,*T*,12,13X,*P*,12,15X,*P*,12)           0063         NINPP =NIPL(N)           0064         IF (NINMP,E0,0) GU TU 453           0065         M =1PLAO(N)           0066         DU 452 1=1,NINPP           0067         KK =KRIN(M)           0068         PRINT 400,KTRIN(M)           0069         PRINT 400,KTRIN(M)           0060         PRINT 400,KTRIN(M)           0061         IF M.E0,0] GU TU 470           0072         452 CUNTINUE           0073         400 FURMAT(50x,12)           0074         M =10LS*(N)           0075         DU 451 1=1,4           0076         KK = INCT(M)           0077         IF (KK,60.0) GU TU 470	0053	29					
C TOTAL NO UF TRANSITIONS C PRINT THE PETRI NET PRINT 400 PRINT 400 0057 400 FURNATLINI,////.ISX.*LISTING OF PETRI NET*) 0059 401 FURNAT(///.9X.*TRANSITIUN*.SX.*TYPE*.SX.*OUTPUT PLACF*, CSX.*INPUT PLACES*.2X.*IMMEDIATE DESCUT *) 0060 004 70 N=1.NT 0061 PRINT 450.A.KTYP(N).KUPL(N) 0062 450 FURNAT(9X.*TY.12.10X.*12.10X.*P*.12.10X.*P*.12) 0063 NINPP =MIPL(N) 0064 1F (NINPP.5C.0) G D TU 453 0065 M = IPLAD(N) 0066 0067 K = KTRIN(M) 0060 0069 PRINT 400.KTRIN(M) 0071 405 CONTINUE 0073 411 FURNELSX.12) 0075 00 405 I =1.40 0076 0074 M = MIDT(M) 0077 1F (KK.5C.0) C TU 470 PRINT 400.KTRIN(M) 0075 00 405 I =1.40 0076 0074 M = HOTSM 0075 00 405 I =1.40 0076 0077 1F (KK.5C.0) C TU 470 0077 0078 01 FINNE 0079 411 FURMAT(0.2X.12) 0079 411 FURMAT(0.2X.12) 0079 411 FURMAT(0.2X.12) 0079 411 FURMAT(0.2X.12) 0079 411 FURMAT(0.2X.12) 0080 M = MIN 0091 0090			-				
C TOTAL NO UF TRANSITIONS C PRINT THE PETRI NET PRINT 400 PRINT 400 0057 400 FURNATLINI,////.ISX.*LISTING OF PETRI NET*) 0059 401 FURNAT(///.9X.*TRANSITIUN*.SX.*TYPE*.SX.*OUTPUT PLACF*, CSX.*INPUT PLACES*.2X.*IMMEDIATE DESCUT *) 0060 004 70 N=1.NT 0061 PRINT 450.A.KTYP(N).KUPL(N) 0062 450 FURNAT(9X.*TY.12.10X.*12.10X.*P*.12.10X.*P*.12) 0063 NINPP =MIPL(N) 0064 1F (NINPP.5C.0) G D TU 453 0065 M = IPLAD(N) 0066 0067 K = KTRIN(M) 0060 0069 PRINT 400.KTRIN(M) 0071 405 CONTINUE 0073 411 FURNELSX.12) 0075 00 405 I =1.40 0076 0074 M = MIDT(M) 0077 1F (KK.5C.0) C TU 470 PRINT 400.KTRIN(M) 0075 00 405 I =1.40 0076 0074 M = HOTSM 0075 00 405 I =1.40 0076 0077 1F (KK.5C.0) C TU 470 0077 0078 01 FINNE 0079 411 FURMAT(0.2X.12) 0079 411 FURMAT(0.2X.12) 0079 411 FURMAT(0.2X.12) 0079 411 FURMAT(0.2X.12) 0079 411 FURMAT(0.2X.12) 0080 M = MIN 0091 0090	0055						
C PRINT THE PETRI NET 0056 PRINT 400 0057 400 FURMATIINI,////.15X.*LISTING OF PETRI NET*) 0058 PRINT 401 0059 401 FURMAT(///.5X.*TRANSITIUN*.5X.*TYPE'.5X.*OUTPUT PLACF*, C5X.*INPUT PLACES'.5X.*INMEDIATE DESCOT *) 0060 D0 470 N=1,NT 0061 PRINT 450.N.KTYP(N).KUPL(N) 0062 450 FURMATISX.*TY12.10X.*P*.12.15X.*P*.12) 0063 NIMPP =NIPL(N) 0064 IF (NIMPP.E0.0) G0 TU 453 0065 M = IPLADIN) 0066 DU 452 1=1.NINPP 0067 KK = KTRINM 0060 IFI M.EG.0) G0 TU 470 0069 PRINT 460.KTRINM 0060 IFI M.EG.0) G0 TU 470 0070 M = M+1 0071 M = M+1 0072 452 CONTINUE 0073 453 CONTINUE 0074 M = IDESP(N) 0075 DU 451 1=1.0 0076 KK = KK.EG.0) C0 TU 470 0077 IF (KK.EG.0) C0 TU 470 0078 PRINT 411.KK 0079 411 FURMAT(6X.12) 0079 411 FURMAT(6X.12) 0070 400 FUFMAT(6X.12) 0071 400 FUFMAT(6X.12) 0071 400 FUFMAT(6X.12) 0072 400 FUFMAT(6X.12) 0073 400 FUFMAT(6X.12) 0074 400 FUFMAT(6X.12) 0075 4				NSITIUNS .			
0056         PRINT 400           0057         400 FURRATINH.////.15X.*LISTING OF PETRI NET*)           0058         PRINT 401           0059         401 FURRAT(///.5X.*TRANSITIUN*.5X.*TYPE'.5X.*OUTPUT PLACF*.           058.         CSX.*INPUT PLACES*.2X.*IMMEDIATE DESCUT *)           0060         D0 470 N=1.NT           0061         PRINT 450.N.SKTYP(N).KUPL(N)           0062         450 FURRATISX.*T*.12.10X.12.13X.*P*.12.15X.*P*.12)           0063         NIMPP =NIPL(N)           0064         If (NIMP.E0.0) GD TU 453           0065         M = 1PLAD(N)           0066         DU 452 1=1.NIMP           0067         K = KTRIN(M)           0068         DU 45.0 GD TU 45.3           0069         PRINT 400.0 TU 45.3           0060         DU 45.1 FL.NOP           0061         If (N.K.60.0) GD TU 45.3           0062         400 FURMATISSX.12)           0063         If (N.K.60.0) GD TU 47.0           0074         M = 10LSF(N)           0075         DU 451 [a1.a]           0076         K = 1MDCT(M)           0077         If (KK.80.0) GD TU 47.0           0078         OT (A KK = 1MDCT(M)           0079         OT (A KK = 1MDCT(M)				•			
0057         400 FURMAT()///,15X,*LISTING OF PETRI NET*)           0058         PRINT 401           0059         401 FURMAT(///,9X,*TRANSITIUN*,5X,*TYPE*,5X,*OUTPUT PLACF*, C5X,*INPUT PLACES*,2X,*IMMEDIATE DESCUT *)           0060         D0 470 N=1,NT           0061         PRINT 450,NKTYP(N),KUPL(N)           0062         450 FURMAT(9X,*T*,12,10X,12,13X,*P*,12,15X,*P*,12)           0063         NINPP =MIPL(N)           0064         If (NINPP,E0,0) GD TU 453           0065         M = PLAD(N)           0066         DU 452 1=1,NINPP           0067         KK = KTRIN(M)           0068         If (NINPP,E0,0) GD TU 453           0066         DU 452 1=1,NINPP           0067         KK =KTRIN(M)           0068         IF (M, 400,0] GD TU 470           0070         400 FURMAT(50X,12)           0071         M=M4           0072         452 CONTINUE           0073         453 CONTINUE           0074         M = IDLSM(N)           0075         DU 451 1=1,s0           0076         KK = IMDCT(M)           0077         IF (KK, 80,0) GD TU 470           0078         PHINT 411,KK           0079         411 FURMAT(52X,12)           0071	0056						
0058         PRINT 401           0059         401 FDUMAT(///,9X, 'TRANSITIUN',5X, 'TYPE',5X, 'OUTPUT PLACE',           C5X, 'INPUT PLACES',2X, 'INMEDIATE DESCUT ')           0060         D0 470 N=1,NT           0061         PRINT 401, NX (VP(N), KUPL(N)           0062         450 FDUMAT(9X, 'T', 12, 10X, 12, 10X, 'P', 12, 15X, 'P', 12)           0063         NINPP = NIPL(N)           0064         If (NIPP, e.o.) G G TO 453           0065         M = 1PLAD(N)           0066         DU 452 I=1, NIPP           0067         K = KTRINM           0068         IF (INIPP, e.o.) G G TO 453           0069         PRINT 400, KTRIN(M)           0060         IF (INIPP, e.o.) G G TO 453           0070         K = KTRINM           0060         PRINT 400, KTRIN(M)           0071         M=41           0072         452 CONTINUE           0073         453 CONTINUE           0074         M = 10CSP(N)           0075         DU 451 I=1,0           0076         KK = IMDCT(M)           0077         IF (KK, EQ.0) G DTU 470           0078         PRINT 411, KK           0079         411 FOURAT(62X, 12)           0070         M = M+1 <tr< td=""><td></td><td>400</td><td></td><td>////.15X. +LISTING 0</td><td>F PETRI NET!)</td><td></td><td></td></tr<>		400		////.15X. +LISTING 0	F PETRI NET!)		
0059         401 FDIMAT(///,9x,*TRANSITIUN*,5X,*TYPE*sSX,*OUTPUT PLACF*, C5X,*INPUT PLACES*,2X,*IMMEDIATE DESCDT *)           0060         DU 470 N=1,NT           0061         PRINT 450.N.KTYP(N).KUPL(N)           0062         450 FDUMAT(9X,*T*,12.10X,*12.17X,*P*,12.15X,*P*,12)           0063         NIMPP =NIPL(N)           0064         IF (NINPP.E0.0) GD TU 453           0065         M = IPLAD(N)           0066         DU 452 1=1.NIMPP           0067         KK = KTRIN(M)           0068         DU 452 1=1.NIMP           0069         PRINT 400.KTRIN(M)           0060         IF (M.E0.0) GD TU 470           0070         400 FDUMAT(50X,12)           0071         M=M+1           0072         452 CONTINUE           0073         453 CONTINUE           0074         M = IDESP(N)           0075         DU 451 1=1,0           0076         KK = 1MDCT(M)           0077         IF (KK.E0.0) CD TU 470           0078         PRINT 411.KK           0079         411 FDUMAT(102X, 12)           0016         M = M+1           0031         451 CONTINUE           0032         470 CONTINUE           0033         PRINT 400      <					•		
0060         DD 470 N=1,NT           0061         PRINT 450,N,KTYP(N),KUPL(N)           0062         450 FURMAT(5X,*T*,12:10X,12:13X,*P*,12:15X,*P*,12)           0063         NINPP =NIPL(N)           0064         IF (NINPP.E0:0) GU TU 453           0066         DU 452 I=1,NINPP           0067         KK = KTRIN(M)           0068         PRINT 4:0,KTRIN(M)           0069         PRINT 4:0,KTRIN(M)           0070         460 FORMAT(50X,12)           0071         M=11           0072         452 CONTINUE           0073         453 CONTINUE           0074         M =10LSP(N)           0075         DU 451 I=1,0           0076         KK = MDCT(M)           0077         IF (KK.e0,0) GD TU 470           0078         PRINT 4:1=1,0           0077         IF (KK.e0,0) GD TU 470           0078         PRINT 4:1=1,0           0079         011 FOURAT(6:2x,12)           0070         451 CUNTINUE           0070         11 FOURAT(6:2x,12)           0080         M ==M+1           001         451 CUNTINUE           00260         A70 CONTIAUE           0080         M ==M+1 <t< td=""><td></td><td>401</td><td></td><td>9X1+TRANSITIUN++5X++</td><td>TYPE + 5X + OUTPUT PLACE + .</td><td></td><td></td></t<>		401		9X1+TRANSITIUN++5X++	TYPE + 5X + OUTPUT PLACE + .		
0061         PRINT 450,NEXTYP(N),KUPL(N)           0062         450         FURMAT(9X,*T*,12,1UX,12,17X,*P*,12,15X,*P*,12)           0063         NINPP = ALPLAN           0064         IF (NINPP,E0,0) GD TD 453           0065         M = 1PLAD(N)           0066         D 452 1=1,NINPP           0067         KK = KTRIN(M)           0068         IF (M.60,0) GD TD 470           0069         PRINT 400,KTRIN(M)           0070         400 FURMAT(50X,12)           0071         M=41           0072         452 CONTINUE           0073         453 CONTINUE           0074         M = 10LSP(N)           0075         DU 451 1=1,0           0076         KK = 1MDCT(M)           0077         IF (KK,60,0) GO TU 470           0078         PRINT 411,KK           0079         411 FURAT(0,2X,12)           0080         M = M+1           0031         451 CONTINUE           0082         470 CONTINUE           0083         PRINT 411,KK           0084         DU 500 HE1,NP           0083         PRINT 440           0084         DU 500 HE1,NP           0085         400 FURMAT(101, /////,20X,*PLACE LISTING *			C5X. INPUT P	LACES + 2X + IMMEDIATE	DESCOT !)	•	
0062       450 FORMAT(9X,*T*,12,10X,12,10X,*P*,12,15X,*P*,12)         0063       NINPP = MIPL(N)         0064       IF (NINPP,E0,0) GD TD 453         0065       M = IPLAD(N)         0066       DU 452 I=1,NINPP         0067       KK = KTRIN(M)         0068       IF1 M.E0,0) GD TD 470         0069       PRINT 400,KTRIN(M)         0070       400 FORMAT(9X,*I2)         0071       M=M+1         0072       452 CUNTINUE         0073       453 CONTINUE         0074       M = IDLSP(N)         0075       DU 451 I=1,8         0076       KK = IMDCT(M)         0077       IF (KK, E0,0) GD TD 470         0076       KK = IMDCT(M)         0077       IF (KK, E0,0) GD TD 470         0078       PRINT 411,KK         0079       411 FURMAT(02X, 12)         0080       M = M+1         0031       451 CUNTINUE         0082       470 CONTINUE         0083       PRINT 440         0084       D0 500 HF1+NP         0015       480 FURMAT(111, /////, 23X,*PLACE LISTING *,///)	0060 .		DU 470 N=1,	NT			
0063       NINPP =NIPL(N)         0064       If (NINPPE0.0) GD TU 453         0065       M = IPLAD(N)         0066       DU 452 I=1.NINPP         0067       KK = KTRIN(M)         0068       IF( M+EQ.0) GD TU 470         0069       PRINT 400.KTRIN(M)         0070       460 FORMAT(50X.12)         0071       M=M+1         0072       452 CONTINUE         0073       453 CONTINUE         0074       M = IDESP(N)         0075       DU 451 I=1.0         0076       KK = IMDCT(M)         0077       IF (KK.EQ.0) GD TU 470         0078       PRINT 411.KK         0079       411 FORMAT(62X.12)         0080       M =M+1         0081       451 CUNTINUE         0082       470 CONTINUE         0083       PRINT 440         0084       DD 500 N=1.NP	0061		PRENT 450+N	•KTYP (N) •KOPL (N)			
0064       IF [NINPP.E0.0] GD TU 453         0065       M =1PLAD(N)         0066       DU 452 1=1.NINPP         0067       KK =KTRIN(M)         0068       IF1 M.E0.0] GU TU 470         0069       PRINT 400.KTRIN(M)         0070       460 FURMAT(50X.12)         0071       M=M+1         0072       452 CUNTINUE         0073       453 CUNTINUE         0074       M =10LSP(N)         0075       DU 451 1=1.03         0076       KK = 1MDCT(M)         0077       IF (Kk.60.0) GU TU 470         0078       PRINT 411.KK         0079       411 FURMAT(62X.12)         0080       M = #H1         0031       451 CUNTINUE         0082       470 CONTINUE         0083       PRINT 440         0084       DU 500 N=1.NP	0062	450	FORMATCHX	T*+12+10X+12+10X+*P*	+12+15X+*P*+12) ,		
0065       M = 1PLAD(N)         0066       DU 452 1=1,NINPP         0067       KK = KTRIN(M)         0069       PRINT 400,KTRIN(M)         0070       460 FORMAT(S0X,12)         0071       M=M+1         0072       452 CUNTINUE         0073       453 CUNTINUE         0074       M = 10CSP(N)         0075       DU 451 1=1,0         0076       KK = IMDCT(M)         0077       IF (KK, EQ.0) GD TU 470         0078       PRINT 411,KK         0079       411 FORMAT(G2X,12)         0082       470 CONTINUE         0082       470 CONTINUE         0083       PRINT 440         0044       DD 500 N=1,NP         0045       480 FURMAT(1HL,/////,2X,*PLACE LISTING *,///)	0063		NINPP =NIPL	(N)			
0066         DU 452 I=I.NINPP           0067         KK = KTRIN(M)           0060         IF( M.EQ.0) GU TU 470           0069         PRINT 400.KTRIN(M)           0070         460 FORMAT(50X.12)           0071         M=M+1           0072         452 CUNTINUE           0073         453 CUNTINUE           0074         M = IDLSP(N)           0075         DU 451 I=I.8           0076         KK = IMDCT(M)           0077         IF (KK.EQ.0) GU TU 470           0078         PRINT 411.KK           0079         411 FURMAT(62X.12)           0080         M = M+1           0081         451 CUNTINUE           0082         470 CONTINUE           0082         470 CONTINUE           0083         PRINT 400           0084         D0 500 N=1.NP           0085         480 FURMAT(111./////,20X.*PLACE LISTING *,///)	0064		IF ININPP.E	Q.0) GO TO 453			
0067       KK = KTRIN(M)         0060       IF( M+E0+0) GU TU 470         0069       PRINT 460+KTRIN(M)         0070       460 FORMAT(50X+12)         0071       M=M+1         0072       452 CUNTINUE         0073       453 CUNTINUE         0074       M = IDCSP(N)         0075       DU 451 I=1+8         0076       KK = IMDCT(M)         0077       If (KK E0+0) GU TU 470         0078       PRINT 411,KK         0079       411 FURMAT(62X+12)         0080       M ==M+1         0082       470 CONTINUE         0082       470 CONTINUE         0083       PRINT 480         0084       D0 S00 H=1,NP         0085       480 FURMAT(1H1 +///// +20X+PLACE LISTING *,///)	0065		M = [PLAD(N)				
0060       IFL M.EQ.0) GU TU 470         0069       PRINT 460.KTRIN(M)         0070       460 FORMAT(50X.12)         0071       m=M+1         0072       452 CUNTINUE         0073       453 CUNTINUE         0074       m=10ESP(N)         0075       DU 451 1=1.0         0076       KK = IMDCT(M)         0077       IF (KK.EQ.0) GD TU 470         0078       PRINT 411.KK         0079       411 FORMAT(62X.12)         0080       M = M+1         0031       451 CUNTINUE         0082       470 CUNTINUE         0082       470 CUNTINUE         0084       DU 50 N=1.NP         0085       480 FURMAT(1H1./////.20X.*PLACE LISTING *,///)	0066		DU 452 1=1.	N I NPP			
0069       PRINT 460+KTRIN(M)         0070       460 FORMAT(50X+12)         0071       M=M+1         0072       452 CUNTINUE         0073       453 CONTINUE         0074       M=IDLSP(N)         0075       DU 451 I=1+8         0076       KK = IMDCT(M)         0077       If (KK+E0+0) GD TU 470         0078       PRINT 411+KK         0079       411 FURMAT(62X+12)         0080       M==M+1         0081       451 CONTINUE         0082       470 CONTINUE         0083       PRINT 480         0084       DU 500 N=1+NP         0085       480 FURMAT(1H1+///// 20X+PLACE LISTING +////)	0067		KK =KTRIN(M				
0070       460 FORMAT(50X,12)         0071       M=M+1         0072       452 CONTINUE         0073       453 CONTINUE         0074       M=IDESP(N)         0075       DU 451 1=1+0         0076       KK = IMDCT(M)         0077       IF (KK, E0, 0) GO TU 470         0079       411 FURMAT(62X, 12)         0080       M=M+1         0081       451 CONTINUE         0082       470 CONTINUE         0083       PRINT 400         0084       DD 500 N=1,NP         0085       460 FURMAT(111+/////,20X,*PLACE LISTING *,///)	0068		IF( M.EQ.0)	GU TU 470			
0071       M=M+1         0072       452 CUNTINUE         0073       453 CUNTINUE         0074       M = IDLSP(N)         0075       DU 451 I=1+0         0076       KK = IMDCT(M)         0077       IF (KK+E0+0) G0 TU 470         0078       PRINT 411+KK         0079       411 FURMAT(G2X+I2)         0080       M =M+1         0081       451 CUNTINUE         0082       470 CONTINUE         0083       PRINT 440         0084       D0 500 N=1+NP         0085       480 FURMAT(1H1+/////+2-0X+*PLACE LISTING *+///)	0069		PRINT 400.K	TRIN(M)			
0072       452 CUNTINUE         0073       453 CUNTINUE         0074       M = IDESP(N)         0075       DU 451 L=1+8         0076       KK = IMDCT(M)         0077       IF (KK+E0+0) GD TU 470         0078       PRINT 411+KK         0079       411 FURMAT(62X+12)         0080       M = M+1         0081       451 CUNTINUE         0082       470 CUNTINUE         0083       PRINT 480         0084       DU 500 N=1+NP         0085       480 FURMAT(1)H1+/////+20X+PLACE LISTING ++///)	0070	460	FORMAT(50X.	12)			
0073       453 CONTINUE         0074       M =IDLSP(N)         0075       DU 451 I=1+8         0076       KK = IMDCT(M)         0077       IF (KK+E0+0) GD TU 470         0078       PRINT 411,KK         0079       411 FURMAT(62X+12)         0080       M =M+1         0081       451 CONTINUE         0082       470 CONTINUE         0083       PRINT 480         0084       DD 500 N=1+NP         0085       480 FURMAT(1)H1+/////+20X+*PLACE LISTING *+///)	0071		M=M+1				
0074       M = IDESP(N)         0075       DU 451 1=1+8         0076       KK = IMDCT(M)         0077       IF (KK+EQ+0) GD TU 470         0078       PRINT 411+KK         0079       411 FURMAT(62X+12)         0080       M = M+1         0081       451 CONTINUE         0082       470 CONTINUE         0083       PRINT 480         0084       DD 500 N=1+NP         0085       480 FURMAT(1H1+/////+20X+*PLACE LISTING *+///)	0072	452	CUNTINUE				
0075       DU 451 1=1+8         0076       KK = IMDCT(M)         0077       IF (KK+EQ+0) GD TU 470         0078       PRINT 411+KK         0079       411 FURMAT(62X+12)         0080       M = M+1         0031       451 CONTINUE         0082       470 CONTINUE         0083       PRINT 480         0084       DD 500 N=1+NP         0085       480 FURMAT(1H1+/////+20X+PLACE LISTING ++///)	0073	453	CONTINUE				
0076       KK = IMDCT(M)         0077       IF (KK,EQ.0) GD TU 470         0078       PRINT 411,KK         0079       411 FURMAT(G2X+12)         0080       M = M+1         0031       451 CONTINUE         0082       470 CONTINUE         0083       PRINT 480         0084       DD 500 N=1+NP         0085       480 FURMAT(1H1+/////+20X+*PLACE LISTING *+///)	00 74		M = LOCSP(N)				
0077       IF (KK.EQ.0) GD TU 470         0078       PRINT 411.KK         0079       411 FURMAT(G2X.12)         0080       M = M+1         0081       451 CONTINUE         0082       470 CONTINUE         0083       PRINT 480         0084       DD 500 N=1.NP         0085       480 FURMAT(1)11./////.20X.*PLACE LISTING *.///)	0075		DU 451 1=1.	8	•		
0078         PRINT 411,KK           0079         411 FURMAT(62X,12)           0080         M = M+1           0081         451 CUNTINUE           0082         470 CUNTINUE           0083         PRINT 480           0084         D0 500 N=1,NP           0085         480 FURMAT(1)11,/////,20X,*PLACE LISTING *,///)	0076		KK = IMDCT(	M)			
0079       411 FURMAT(62X+12)         0080       M =M+1         0081       451 CONTINUE         0082       470 CONTINUE         0083       PRINT 480         0084       D0 500 N±1+NP         0085       480 FURMAT(1)11+/////+20X+*PLACE LISTING *+///)	0077		IF (KK.EQ.0	a) GE TU 470			
0080     M =M+1       0081     451 CONTINUE       0082     470 CONTINUE       0083     PRINT 480       0084     D0 500 N=1+NP       0085     480 FURMAT(1)11+/////+20X+PLACE LISTING ++///)	0078		PRINT 411,K	к			
0081 451 CONTINUE 0082 470 CONTINUE 0083 PRINT 480 0084 DO 500 N≠1+NP 0085 480 FURMAT(1H1+/////+20X+)PLACE LISTING ++///)	0079	411	FURMAT (62X.	12)			
0082 470 CONTINUE 0083 PRINT 480 0084 DO 500 N#1+NP 0085 480 FURMAT(1H1+/////+20X++PLACE LISTING ++///)	0080		M =M+1		•		
0083 PRINT 480 0084 DD 500 N#1+NP 0085 480 FURMAT(1H1+/////+20X++PLACE LISTING ++///)	0031	451	CONTINUE				
0084 DD 500 N#1+NP 0085 480 FURMAT(1H1+/////+20X+*PLACE LISTING ++///)	0082	470	CONTINUE				
0085 480 FURMAT(1H1+/////320X+PLACE LISTING ++///)	L800		PRINT 480				
	0084		DO 500 Nº1.	1412	•		
0086 PRINT 450.00(1110UT(J.0)) J=1,5)	0085	480	FURMATCIHI.	/////+20X++PLACE L1	ST [ NG - 1 + 7 / 7 )		
	0086		PRINT 450.N	*(IIBAL(1+V)* 7=1*A)			

.

•

.

143

•

•

13/34/20 IF (KNTPL(N+1).CQ.V) GO TU 687 IF(DEUUG) PRINT 622, KNTPL(N+1).KNTPL(N+2).KNTPL(N+3) 622 FORMAT(5X+\*COUNTER PLACE \*\*12,5X+12,5X+12) UA1E = 78341READ 611,KNTPL(N.1),KNTPL(N.2),KNTPL(N.3) FUHMAT(5X, TERM PLACE ', I2, INPUT 10', 12) READ 644.[TERP(N).(KTEM(J).J=1.15) 1f (ITEHP(N).EQ.0) GD TD 666 Furmat (12.1X.1512) 1ND =IND+1 KTHTP(1ND) =KTEM(1) 1F (KTRTP(1ND).EQ.0) GU TU 633 440 FORMAT(20X ... P. . 14 . 1X ... A1 ) UNID READ IN COUNTER PLACE NUMBERS C READ IN TERMINAL PLACE INFO IF (KK.EQ.U) GU 10 700 IF (.NUT.DEBUG) RETURN DO 700 N=1.NTPL PRINT 677. LTERP(N) 611 FURMAT(3(12.1X)) FURMAT(12X,12) 00 688 [=1,15 K1PTA(N) = INDKK = KTRIP(M) UU 655 1=1.15 PRINT 777.KK N =KTPTA(N) I + (IN I = (IN I GD TU 600 500 CONTINUE CONT INUE NTPL=N-1 CUNT INUE CONT INUE RE LURN I +N= W [+N≓ N 0= (INI 1+N= N 0=N 289 0= 2 END 212 600 FURTRAN IV G LEVEL 633 655 <u>666</u> 644 677 6.08 200 222 J. 0110 6000 0600 00 94 0 0 95 6600 8600 2010 2010 2010 0108 0112 0113 0115 0116 6119 0120 0008 00 9 u 0105 0106 0109 2110 0125 0087 0092 £600 10097 00100 0101 0104 0110 1110 0114 0121 0122 0123 9124 1600

PAGE 0003

FORTRAN	IV G LEVEL 21	MAIN	DATE = 78341	13/34/28
	CT			
0001	SUBROUTINE C THIS RUUTINE D C BEFURE & AFTER	FIRING. THE VECTUR	TOR OF THE PETRI NENT	
0002	*IPLAD(190); *KTRIN(240);	B/NE+ IMEGA+ KPNAM(1'00 NIPL(100)+K0TR(100)+	)•LNK(100)•KDPL(100)•KTI IMDCT(480)•IDESP(120)•L KTRTP(85)•KTPTA(50)•KNTI	SUTR(240).
6003	INTEGER M(1	00),KR(100),KFIRB(10)	0)	
0004	INTEGER KTR	MF(36),MTRMF(36),IXX	Z	
0005	INTEGER GRP	H+XINC+IXIN+CS		
0006	COMMONZPAKZ	NV		
0007	COMMUNINSIM	/1XX2(83)+NRFF		
0038	LUGICAL DEB			
0009	LUGICAL GI,			
0010	DATA DEBUG			
0011		S,IXIN,XINC /'G', 'C	•••L•••K•Z	
0012	NV=NRFF			
0013	C CLEAR M VECTOR			
0013	DU 1 1 =1.N	•		
0014 0015	1 M(1) = 0			
0015	DO 6 1 =1. C C GUAL UR COUNT			
0016		•EQ•GRPH•Uk•KPNAM(1)	- 50 - YINCA CO TO 6	
0017		$\bullet$ EQ.(S) GU TU 62		
0018		).(Q.IXIN) GU TO 80		
	• • • • • • • • • • • • • • • • • • • •	TUR NUDE CHECK FOI	R COVER.	
0019	60 LIK=LNK([)			
0020		GRP(LIK),MGRV(LIK),N	XSTT)) GO TU 89	
0021	GU TU G			
0022	62 IF (LNK(I).	NE. KNTRL) GO TU G		
0023	80 M(1) =1			
0024	6 CONTINUE		· ·	
0025	IF (DEBUG) P	RINT 77.(M(J).J=1.NP	)	
0020	77 FORMAT(///.	5X+ STATE VECTUR BEF	DHE FIRING \$,7,5X,9012)	
	C NOW DERIVE THE	STATE VECTOR AFTER 11	HE K TH FIRIG	
0027	DU 199 I =1	-		
0028	KFIRB(1) = 0			
6054	NIP =NIPL(I			
06.00	IND =IPLAD(			
0031	111 J = KIRIN(1)	PLACE T U TRANSITIO		
0032		40) GO TU 199		
0033	NIP = NIP-1	.07 30 10 199		•
0034		•EQ.6) GU 10 125		
4404		UNTRUL STATE TRANSET	t const	
0035		$\begin{array}{c} 0 \\ $		
0036	100 =100+1			
0037	GO TU 111			
0038		•NL•3) 50 TU 125		
00.39	A = K(P) (T)			

0039 J = KUPL(1)

## 145

.

PAGE 0001

FORTRAN LV	G LEVEL	21	HE USUN	DATE = 18341	13/34/28	PAGE	0002
0040		M(J) =1					
0041		GO TO 199					
0042	125	KFIRB(1) = 1					
	C KF IF	O IS THE LI	ST OF FIRABLE TANSITIO	NS 1.E.			
	C ALL	CUNDITIUNS	FOR FIRING ARE FULFILL	ED ONLLY THEY HAVE NO	T BEEN		
	C C 0 M	MANDED TO F	IRE				
0043	199	CUNTINUE					
0944		IF (DEHUG)	PRINE 200, (M(J), J=1, NP	) ·			
0045	200	FURMAT(5X)	STATE VECTOR AFTER FIR	ING .///.1X.8012)			
0046		IF (DEBUG)	PRINT 2222+(KFIR8(J)+J	=1•NT)			
0047	2222	FURMAT (5X.	FIRABLE TRANSITIONS ! + /	•1X•8012)			
	C DERI	VE VECTOR K	R. THE SET OF ALL FIRE	D TRANSITIONS AND THU	SE THAT CAN		•
	CBEI	INFERRED TO	BE FIKED				
	C CLEA	AR VECTUER K	R				
0048		DO 201 I =1	• NT	•			
0049	201	KR([) =0					
0050		()() 249 J =1	• 149				
0951		IF (M(J).EQ	•0) GU TO 249				
0052		IND = KOTR(	( L				
0053		IF (IND.EQ.0	) GD TO 249				
0054	214	1 = LSOIR(1)	ND)				
	C PICH	TRANSITION	TO WHICH THIS PLACE I	S OUTPUT			
0055		1F(1.EQ.0)	GD TU 249				
0056		KR(1) =1					
0057		IND = IND+1					
0058		GO TU 211					
0059	249	CONTINUE					
0000		IF (DEBUG)	PRINI 250.(KR(J).J=1.N	1)			
0001	250	FURMAT(//+1	X, FIRED TRANSITIONS !	•//•1X•80[2}			
0062		DO 299 1 =1	•NT				
0063		IF (KK(1).E	Q.0) GD TU 299				
0064		IND = IDESP	(1)				
0065	252	IMS =IMUCT(	(ND)				
	C PIC	C IMMEDIALE	DESECNDANT OF TRANSITI	014 I			
0066		IF (IMS.EQ.	0) GU TU 299				
0067		KR(1MS) =1					
0068		IND = IND+1					
0069		GO TU 252					
0070	599	CUNTINUE				•	
0071		IF (DEBUG)	PR1NT 3J0.(KR(J).J=1.N	1)			
0072	0 O E	FURMAT(77+5	X.+ KR AFTEN ALL INFER	RED TRAS. HAVE BEEN A	DDED+		
		((12))					
	C NOW		HEURISTIC FUNCTION.				•
0073		HPT ≈0+					
0074		HCNT =0.	•				
0075		HISAE = 0					
0076		HSFN =0.					
		RP IS THE SE		CES, KIPTA IS THE PUT	NIER TO		
		NSITIONS TO					
	CI	KTRTP 15 THE		WHICH HAVE LERMINAL P	LAURS AS INPUT		
0077		00 349 1=1					
0078		J =litEko(L)					

146

٠

.

.

.

.

. .

•

	•
	C PICK TERMINAL PLACE .
0079	1F (M(J)+EQ+ 0) GD TO 349
	C CHECK ADUVE
0080	N =KTPTA(L)
	C ADDRESS OF TRANSITION TO WHICH J IS INPUT
0081	305 L = KTRTP(N)
	C PICK TRANS
0082	IF (1+EQ+0) GU TÙ 349
C800	1F (KR(1)+EQ+1) GU TU 310
0084	NIP =NIPL(I)
0085	$\mathbf{IF} = \{\mathbf{K}, \mathbf{Y}, \mathbf{P}(1), \mathbf{E}, 0, 3\}  \text{HPT} = \mathbf{HPT} + 1, 7, \mathbf{N}, \mathbf{P}$
3800	310 N =N+1
0087	GD 10 305
0088	349 CONTINUE
0089	IF(DEBUG) PRINT 350, HPT
0090	350 FURMAT(5X,'CUTRIBU, FROM TERM PLACES ',F10.4)
0091	DQ 449 1=1,NT
0092	1F(KTYP(1)+NE+4) GU TU 400
	C INC HEURISTIC COMPUTATION
0093	J =KOPL(1)
	C OUTUT PLACE
	C KNTPL IS THE SET OF COUNT PLACES
	C KNTPL(1,1) CONTAINS THE # PLACE #,KNTPL(1,2) IS
	C THE NO UF FLIPFLUPS IN THE COUNTER
	C KNTPL(1+3) IS THE FERST FF ND OF COUNTER I
0094	00.351  N=1.10
0095	1F (KNTPL(N,1),E0,J) GU TO 356
0096	IF (N.EQ.10) PRINT 355.J
0097	351 CONTINUE
0098	355 FORMAT(5X, KNT PLACE +,12, HU) FOUND IN KNTPL TABLE+)
0099	356  KK = KNPL(N,2)
0100	JJ = KNTPL(N+3)
0101 0192	JK = JJ + KK - 1
0192	64 LIK=LNK(J)
0103	C INC HEURISTIC COMPUTATION.
0103	K V AL = 0 M V AL = 0
0105	MVAL20 LT=•FALSE•
0106	GT=+FALSE+
0107	CALL UNPACK(NTRMF,MGRP(LIK),MGRV(LIK))
0108	CALL UNPACK(KTRMF, J. AXSTI)
	C CHECK FOR GUAL GREATER THAN, LESS THAN, AND EQUAL TO NEXT STATE.
0109	
0110	IF (MIRANF(J).FQ.J.AND.KTRMF(J).EQ.1) LT=.TFVE.
0111	IF (MTRMF(J). $\pm 0.1$ .AND.KTRMF(J). $\pm 0.0$ ) G1=.TRUE.
0112	IF (GT.DR.LT) GU TU UU
0113	65 CUNTINUE
	C SET MIRNE INDETERMINATES 10 GIVE MINIMUM DAFFERENCE FRUM NXSIT
0114	60 DU 07 K=JJ,JK
0115	1F (MTRMF(K)+LT+2) GO 10 66
0110	MTRNF(K) = 1
4117	

IF (GT) MTEME(K)=KTEME(K)

HE USUB

•

0117

FURTRAN IV G LEVEL 21

PAGE 0003

13/34/28

DATE = 78341

.

147

FORTRAN L	V G LEVEL	21	HEUSUB	DATE = 78341	13/34/28
	C CU	MPUTE VALUES IN E	ACH CUUNTER.		
0118	68	KVAL=KVAL+2+KTRM	IF (K)		
0119 .	67	MVAL=MVAL+2+MTRA	IF(K)		
0120		IF (LT) HVAL = M	IVAL + 24 +KK		
0121	70	KD = (HVAL - KVA	i <b>L.)</b>		
0122		XVAL = MVAL			
0123		HENT = HENT + (1	-KUZXVAL)		
0124		IF (DEBUG) PRIM	357.KD.HCNT.(KT	KME(N)•N=I•NRFF)•	
		*(MTRMF(N)+N=1+NH	FF)		•
0125	357	FORMAT(5X.+KD .	13.+ HCNT +.F10.	4.7,5X. KTRMF 1,5012,	
		*/,5X, MTRMF *	,5312)		
0126		GO TO 449			
0127	400	IF(KR(1).CQ.0) G	IU IU 449		
0128		HRVE =HRVE + 1.		•	
0129	449	CONTINUE			
0130		HSEN =NT- (HPT +	HCNT + HRVC)		
0131		IVAL = NE + IMEG	A+HSFNZNT		
0132		IF (DEBUG) PRINT	455 HRVE HSEN. IV	AL.	
0133	455	FURMAT(5X. +R VEC	CONTR	. HEN	
0134		RETURN			
0135		END			

PAGE 0004

APPENDIX A.3

.

PSEUDO-NSIM SUBROUTINES FOR CASES I-IV

•

FORTRAN LV	G LEVEL	21 ISDNSN DATE = 78341 13/34/28	28
1000		SUBROUT LNE: PSDN3A[KNTRL]	
	C RE	REGISTER TRANSFER SIMULATUR (PSEUDD-NSIM) FOR CASE I	
2000		CUMMUN/NSIM/KTIMI(Ib),KFRMF(36),MTRMI (3b),NRFF	
	-		
0005	-	GU TU (10:20.20.40.50.60.70.00.70.00.00100.000.000.000.000	
0000	10	00 11 [±1,3	
0007		MTkMF(1)=KTkM1(1)	
0000	Ξ	CONT LINE	
6000		MfRMF(11)=KTRMJ(4)	
0100	1	G0 10 71	
1100	99 19		
2100		MIKMF [ ] = 0 [ VAL = 0	
0014	S	DU 21 1=1.3	
0015	21	1VAL=1VAL+1VAL+KTKMF(1)+KTRMF(3+1)	
0016		D0 22 J=1,3	
0017		K=1VAL/2	
0010		M1RMF(7+J)=0	
6100		IF (K+K.L.T.IVAL) MTRMF(7-J)=1	
0020	22	IVAL=K	
0021	ļ		
0022	40	IF (KTRM!(4).EQ.1) GU TU 71	
0023		RE TURN	
0024	00		
6200			
0200		11 12 4 CO 4 C	
002.8		PERMETATOV JE (KTRMFET).FO.J.APUN.KTRMFE(41).FO.J) HTDMFETYL=1	
0029	19		
0030		fetukn	
1000	60	00 01 1=4.6	
00.32	61	M1RtiF (1)=0	
60033		RETURN	
0034		IF (KTRMI(4).EQ.0) RETURN	
35.00		INCREMENT THE COUNTER	
00100	ť	VAL≂U DD: 72 f=7.10	
0037	12		
0038		\$ \ AL=1 \ AL + 1	
0034		DU 73 1=1.4	
0040		K=1VAL/2	
10041		MTRMF(11-1)=()	
0042		1F (K+K+L1+1VAL) MFMMF(11-1)=1	
0043	2	1 VAL =K	
0.045	(7K	ALTINU 11 (KINNI)(S.).SA. S. L. EIJAN	
0046	20		
0047		M164F(1)=K11.MF(3+1)	
0048	16	AT RMF ( 3 + L ) = K T RMF ( 1 )	
0049		RETURN	
0000	100	101 101 1=1.3	

PAGE 0001

150

n

WSPOSH 12	[X=1-1  f ([X+E0+0) [X=J  ]	MTRAF (1X1-NTRAF (1) MTRAF (1X+3)=KTRAF (1+3) REJURN	IF (KTRMI(4).EQ.V) HETURN Mtraf(3)=0	DD 91 [=1.6 IF (KTRME(L).FO.0) NETURN	CONTINUE MTRME(3)=1	RETURN	MTRMF(1)=KTRMF(2) MTBME/2)=KTBME/2)	MTRMF (3)=KTRM1 (3)	MTRMF (4)=K TRMF (5)	M1	M1RMF (6) = K TRMF (1)	RETURN	END .
G LEVEL		101	06		16		110						
2													
FURTRAN IV G LEVEL	0051 0052 0052	0054	0156 0057	0058	0060	0062	0063	0065	<b>000</b>	0067	0069	0069	0010

,

PAGE 2002

13/34/28

DATE = 78341

•

÷

•

• • • • • • •					
	ст				
0001	SUBRI	DUTINE PSDNSM	(KNTR)		
	C REGISTER	TRANSFER SI	NULATOR (PSEUD	U-NSIM) FOR CA	SE II
0002	CUMMO	JN/NSIM/KTRMI	(16) .KTRMF(36)	MTRMF(J6) NRF	F
0003	GU TO	) (1.2.3.2.9.	2.7.2.9).KNIR		
0004	9 RETUR	RN			
	C INCREMEN	IT THE COUNTE	R (CUNTROL STA	TES 2.4.6.8)	
0035	2 J=0				
0006	00 10	01 1=1.3			
0007	101 J=J+.	J+KTRMF(1)			
8000	+L=L	1			
0009	00 10	02 1=1.3			
0010	K=J/2	2			
0011	MTRM	=(4-1)=0		•	
0012	1F (.	J.NE.K+K) MTR	MF (4-1)=1		
0013	102 J≈K				
0014	RETU	RN			
	C CONTRUL	STATE 3. IN	PUT TO ACCUMUL	ATUR	
0015	3 00 10	D3 I=1+8			
0016	103 MTRM	*(3+1)=KTRM1(	1)		
0017	GU TI	D 1			
	C CONTROL	STATE 7. COM	PLEMENT OF INP	UT TO BUFFER.	
0018	7 00 1	D4 L=1.8			
0019	MTRM	~(3+1)=1-K1RM	1(1)		
0020	LF (1	MTRMF(3+1).LT	.0) MTRMF(3+1)	=2	
0021	104 CONT.	INUE			
	C CLEAR T	HE COUNTER (C	UNTRUL STATES	1.3.7.9)	
0022	1 00 1	C. I=1 00			
0023	100 MTRM	F(1)=0			
0024	RETU	RN			
0025	END				

FURTRAN IV G LEVEL 21

٠.

٠

18/37/22

PAGE 0001

FURTRAN IV	6 LEV	/::L. 21	PSONSM	DATE = 78337	18/49/07	PAGE 000
0001		SUBROUT INE	PSDNSM(KHTRL)			
			ISFER SIMULATOR (PSEUD)			
	C		)=FF4+ MUU=FF7+ AC0=			
0002			M/KTRMILLD)+KIRMF(JG)	•MTRMF(36)•NRFF		
6000		00 1 1=1+6				
0004		1 MTIGHF(1)=K				
0005			20,30,40,50,41),KNIRL			
		CONTROL STATE		= [ ri ] [ iii		•
0000		$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
0007		L MTRMF(1)=K				
			2. BRANCHING ONLY.			
0000		20 RETURN				•
			3. CUNDITIUNAL TRAN	SPERS BASED ON IP.		
0009			(5).Eu.1) SU FU 34			
0010			6).E0.1) GU TU J2			
	C		.=X			
0011		00 J1 I=1,				
0012	•	31 MTRMF(8+1) RETURN	=KIRMI(OFI)			
0013			=MD MD=AC			
JJ14		1R = X01 AC				
0015	•		2  =KTRMF(6+1)			
0015		33 MTPAF(6+1)				
0017		RETURN				
0018			6) • EQ • 1 ) GU TU 30			
0010		IR=XI) AC				
0019	L.	00 35 1=1.				
0050		41RMF(8+1)				
5321			8+1) .EU. L. AND .KTRMF (6	+1).EQ.11 MTRMF(8+1)=1		
0022	:	5 CUNTINUE				
			=-AC			
0023		JU DU J7 1=9.				
0024		HTRMF(1)=0				
0952		IF (KTRMF)	1).EQ.0) MIKMF(1)=1			
0026		37 CONTINUE				
0027		RETURN				
	C.	CUNTROL STATE	£ 4.			
0058		IO EF (KIRMF)	(6).EQ.1) GU TU 41			
	۲.	RUTATE MD LEP		•		
005.2		M1RMF(7)=K	(TRMT (B)			
0030		M1KME(8)=K	(TRMF(7)			
)931		RETURN				
			ADE FRUM THE ADDRESS	IN REGISTER AR.		
0135		41 J=.)				·
££ 00		1)U 42 1=1.	د (			
ft ou		L+L≠L				
)).15			(1)+E4+1;			
0030		42 CONTINUE				•
0037		01+3+1°				
66.00						
<b>\ \</b> <i>u</i>	Ç	KEAD FROM MEN				
ענ ( (		110 43 1=10				

.

PAGE 0001

.

.

EURTRAN LV	G LEVEL 21	PSDNSM	DATE = 78337	18/40/07	PAGE 0002
9940	43 MTRMF (6+()=K	TRMF([+J]			
	C CUNTROL STATE 5	<ul> <li>OUTPUT ONLY.</li> </ul>			
0041	50 RETURN				
	C CONTROL STATE 6	. WRITE MD TO MEMURY	•		
0042	60 DO 61 1=1.2				
3343	61 MTRMF([+J)=K	TRMF(6+1)			
0044	RETURN				
0045	END				-

.

•

.

.

.

.

.

. ..

.

.

.

•

FURTRAN EV	G LEVEL	21	PSDN3M	DATE =	783 38	19/16/20	PAGE 0001
0001	C REO		PSONSM(KNTKL) SFER SIMULATUR (PSLUDG-	NSIN) FOR C	SE IV		
0002		CUMMUN/NSI	MZKTRMI(16),KTRMF(36),N	TRMF (36) • NRI	-F		
0005		INTEGER	JC(5), JB(4), KTRML+KTRM	F • MTRMF • JX • K	(X		
0004		00 200 1=1	•NRFF				
0005	200	MIRME(I)=K	TRMF(L)				
0006			100, 30, 100, 100, 3, 100, 3, 00, 100), KNTRL	9+10+100+3+1	13,20,15,3	.17.	
0007	1	DO 201 1=1	• 4				
0008	201	MTRMF(L)=K	TRMF (8 + 1 )				
0009		RETURN					
0010	30	DU 202 1=1	• 4				
0011	202	MIRMF(12+1	)=KTRM1(4+1)				
0012	3	00 203 1=1	• 4				
0013	203	MTRMF(1)=K	TRML(L)				
0014		RETURN					
0015	9	IF (KTRMP)	15).NE.0) GU TU 205				
0016		00 204 1=1	• 4				
0917	204	MTRME(4+L)	=K1RMF(1)				
0018		RETURN					
0019	2 05	IF (KIRMF)	15).EQ.0.UR.KTRMF(16).E	0.1) GO TU 2	208		
0020		PRINT 806					
0021	806	FURMAT(5X.	+ ADD(AC,UR)+)				
0022		1=4	-				
0023		JX=KTRM1(9	)				
0024	2.06	KX=LX(KTRM	F(1) • KTRMF(1+4))				
0025		MTRME (1+4)					
0026			F(1),KTRMF(1+4))				
0027		JX=LA(KX.J					
0028			F(1)+KTRMF(1+4))			<b>、</b>	
0029		JX=LO(JX.K					
0030		1=1-1					
0031			) GU TU 206				
0032		RETURN			•		
0)33	208	DO 209 1=1	• 4				
0034			=1-LA(KTRMF(1)+KTRMF(4)	())			
0035		RETURN		•••			
0030	10		15) .NE .0) GU TU 20				
0037		DO 210 1=1					
0038	210	MTRMF(1)=K	•		•		
0039		RETURN					
0040	20	JC(5)=KTRM	1(9)				
3041		1=4					
0042	211		TRMF(8+1),JC(1+1))			•	
0043			TRMF(8+1).JC(1+1))				
0044		1=1-1					
0045			) GU TU 211				
0946			NE.10) GO TO 22				
0047		-	15).NL.1) GU TU 100				
0048	e. 1	DO 515 1=1					
0040	212	MIKME(1)=J					
0050	L 6 6-	RETURN					

•

.

.

.

.

.


i

-----

•

APPENDIX B

CIRCUIT SCHEMATICS FOR CASES I-IV



46

45

- 1. This note applies to all subsequent circuit diagrams
- 2. All OUT arrows indicate connection elsewhere
- 3. All IN arrows (≻) indicate connection to circuit elements or inputs
- 4. Clock and reset lines are not shown

Fig. B-1 Case I: Control Circuit

s,

· \*\*




Fig. B.2 Case I: Counter Circuit

Σ








Fig. B.3 Case I: Register A Circuit












Fig B.6 Case II : Register Circuits

.

162





Fig. B.7 Case III: Control Circuit



•

Fig. B.8 Case III: Register Circuits

164





Fig. B.9

Case III: Memory Circuit

165







Fig. B.10 Case IV: Control Circuit











Fig. B.12 Case IV: UR Register Circuit

168





:






Fig. B.15 Case IV: Full Adder Circuit

## LIST OF REFERENCES

- Armstrong, D. B., "On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets," <u>IEEE</u> <u>Transactions on Electronic Computers</u>, EC-15 (1966), pp. 66-73.
  - Belt, J. E., <u>A Heuristic Search Approach to Test Sequence</u> <u>Generation for AHPL Described Synchronous Sequential</u> <u>Circuits</u>, Ph.D. Dissertation, Department of Electrical Engineering, University of Arizona, 1973.
  - Bouricius, W. G., E. P. Hsieh, G. R. Putzolu, J. P. Roth, P. R. Schneider, and C. J. Tan, "Algorithms for Detection of Faults in Logic Circuits," <u>IEEE Transactions</u> <u>on Computers</u>, C-20(11), 1971, pp. 1258-1264.
  - Breuer, M. A., "A Random and an Algorithmic Technique for Fault Detection Test Generation for Sequential Circuits," <u>IEEE Transactions on Computers</u>, C-20(11), 1971, pp. 1364-1370.
  - Carter, E. A., Fault Test Generation for Sequential Circuits <u>Described in AHPL</u>, Ph.D. Dissertation, Department of Electrical Engineering, University of Arizona, 1973.
  - Eldred, R. D., "Test Routines Based on Symbolic Logic Statements," <u>Journal of the ACM</u>, 6(1), 1959, pp. 33-36.
  - Estrin, G., "Diagnosis and Prediction of Malfunctions in the Computing Machine at the Institute of Advanced Study," <u>IRE International Convention Record</u>, Pt. 7 (1953), pp. 59-61.
  - Hart, P., N. Nilsson, and B. Raphael, "A Formal Basis for the Heuristic Determination of Minimum Cost Paths," <u>IEEE</u> <u>Transactions on Systems Science and Cybernetics</u>, SCC-4(2) (1968), pp. 100-107.

- Hennie, F. C., "Fault Detection Experiments for Sequential Circuits," <u>Proceedings of the 5th Annual Symposium on</u> <u>Switching Theory and Logical Design</u>, 1964, pp. 95-110.
- Hill, F. J., and B. M. Huey, "SCIRTSS: A Search System for Sequential Circuit Test Sequences," <u>IEEE Transactions</u> <u>on Computers</u>, Vol. C-26, May 1977, pp. 490-502.
- Hill, F. J., and G. R. Peterson, <u>Digital Systems: Hardware</u> <u>Organization and Design</u>, Wiley, New York, 1978.
- Hill, F. J. and B. M. Huey, "A Design Language Based Approach to Test Sequence Generation," <u>Computer</u>, Vol. 10, Number 6, June 1977, pp. 28-33.
- Holt, A. W., <u>et al</u>., "Final Report of the Information System Theory Project," <u>Tech. Report RADC-TR-68-305</u>, Rome Air Development Center, 1968.
- Huey, B. M., <u>Search Directing Heuristic for the Sequential</u> <u>Circuit Test Search System</u>, Ph.D. Dissertation, University of Arizona, 1975.
- Huey, B. M., "Guiding Sensitization Searches Using Problem Reduction Graphs," <u>Proceedings of the 14th Annual</u> <u>Design Automation Conference</u>, p. 274-291.
- Kime, C. R., "An Organization for Checking Experiments on Sequential Circuits," <u>IEEE Transactions on Electronic</u> <u>Computers</u>, EC-17(4), 1966, pp. 352-366.
- Kubo, H., "A Procedure for Generating Test Sequences to Detect Sequential Circuit Failures," <u>NEC Journal of Research</u> <u>and Development</u>, 12, 1968, pp. 69-78.
- Michie, D., and R. Ross, "Experiments with the Adaptive Graph Transverser," <u>Machine Intelligence 5</u>, B. Meltzer and D. Michie (eds.), American Elsevier Publishing Company, Inc., New York, 1970, pp. 301-318.
- Ng, W. W., <u>Evaluation of a LSI Fault Detection Program Using</u> <u>a Four-Bit Microcomputer Processor Circuit</u>, M.S. Thesis, Department of Electrical Engineering, University of Arizona, 1974.

- Nilsson, Nils J., <u>Problem-Solving Methods in Artificial In-</u> <u>telligence</u>, McGraw-Hill, New York, 1971.
- Petri, C. A., "Kommunikation mit Automaten," Univ. of Bonn 1962; translation by C. F. Green, Jr. "Communication with Automata," <u>Supplement to Tech. Doc. Rep. #1</u>, <u>Rome Air Development Center</u>, Contract # AF30(602)-3324, 1965.
- Poage, J. F., and E. J. McCluskey, "Derivation of Optimal Test Sequences for Sequential Machines," <u>Proceedings of</u> <u>the 5th Annual Symposium on Switching Theory and Logical Design</u>, 1964.
- Roth, J. P., "Diagnosis of Automata Failures: A Calculus and a Method," <u>IBM Journal of Research and Development</u>, 10, 1966, pp. 278-291.
- Roth, J. P., W. G. Bouricius, and P. R. Schneider, "Programmed Algorithms to Compute Tests and Distinguish Between Failures in Logic Circuits," <u>IEEE Transactions on</u> <u>Electronic Computers</u>, EC-16(5) (1967), pp. 567-579.
- Rutman, R. A., "Fault Detection Test Generation for Sequential Logic by Heuristic Tree Search," <u>IEEE Repository Paper</u> <u>R-72-187</u>, Sept.-Oct. 1972.
- Schneider, P. R., "On the Necessity to Examine D-Chains in Diagnostic Test Generation - An Example," <u>IBM Journal</u> of Research and Development, 11(1), 1967, p. 114.
- Seshu, S., and D. N. Freeman, "The Diagnosis of Asynchronous Sequential Switching Systems," <u>IRE Transactions on</u> <u>Electronic Computers</u>, EC-11(4), 1962, pp. 459-465.
- Seshu, S., "On an Improved Diagnosis Program," <u>IEEE Trans-actions on Electronic Computers</u>, EC-14(1), 1965, pp. 76-79.
- Van Helsland, M., Evaluation of SCIRTSS Performance on Sequential Circuits Biased Against Random Sequences, M.S. Thesis, Department of Electrical Engineering, University of Arizona, 1974.