# UNIVERSITÉ DE MONTRÉAL

# High-Efficiency Low-Voltage Rectifiers for Power Scavenging Systems

# SEYED SAEID HASHEMI AGHCHEH BODY DÉPARTEMENT DE GÉNIE ÉLECTRIQUE ÉCOLE POLYTECHNIQUE DE MONTRÉAL

# THÉSE PRÉSENTÉE EN VUE DE L'OBTENTION DU DIPLÔME DE PHILOSOPHIAE DOCTOR (PH.D.) (GÉNIE ÉLECTRIQUE) AOÛT 2011

© Seyed Saeid Hashemi Aghcheh Body, 2011.

## UNIVERSITÉ DE MONTRÉAL

## ÉCOLE POLYTECHNIQUE DE MONTRÉAL

Cette Thèse intitulée:

# High-Efficiency Low-Voltage Rectifiers for Power Scavenging Systems

Présentée par : <u>HASHEMI AGHCHEH BODY Seyed Saeid</u> en vue de l'obtention du diplôme de : <u>Philosophiae Doctor</u> a été dûment accepté par le jury d'examen constitué de :

- M. AUDET Yves, Ph. D., président
- M. SAWAN Mohamad, Ph. D., membre et directeur de recherche
- M. SAVARIA Yvon, Ph. D., membre et codirecteur de recherche
- M. BRAULT Jean-Jules, Ph. D., membre
- M. SHAMS Maitham, Ph. D., membre externe

# DEDICATION

Dedicated to my parents

And

To my wife and sons

#### ACKNOWLEDGEMENTS

My thanks are due, first and foremost, to my supervisor, Professor Mohamad Sawan, for his patient guidance and support during my long journey at École Polytechnique de Montréal. It was both an honor and a privilege to work with him. His many years of circuit design experience in biomedical applications have allowed me to focus on the critical and interesting issues.

I would like to also thank Professor Yvon Savaria, whom I enjoyed the hours of friendly and stimulating t echnical di scussions. H is i nsightful c omments, s upport, a nd t imely advice w as instrumental throughout the course of this work. He has been an invaluable source of help for my thesis and all the other submitted papers for publication.

I owe much gratitude to my wife, Mahboubeh, not only for taking care of our children, but also for her love, devotion, support, and patience during these many years, and for believing me every time I said I would graduate the "next year".

My special thanks go to my departed parents, whom I miss so much. They offered me their unconditional love, and encouraged me throughout my studies. I wish they could see this day. May the Great God bless their souls.

I would also like to thank my sons, Hossein, Hamid and Mahdi for not complaining about my absence in many of their life events because to my studies. I specially appreciate Hossein, for listening to my ideas and providing valuable feedback and help.

Last but not least, my special gratitude goes to all fellow students, technicians, and staff of Polystim and GRM, in the past and present, for constructive discussions, friendship, and all the help they offered me over the years. I cannot list their names as they are many but I enjoyed the pleasant atmosphere they created in our research group. I would like to specifically thank Sami Hached, A mine M iled a nd M ohamed Z garen f or t heir va luable t ime helping m e i n F rench translation of the summary section of this thesis.

I would like to thank the N atural S cience and E ngineering R esearch Council of C anada (NSERC), Canada Research Chair in Smart Medical Devices, and the Canada Research Chair in

V

Advanced Microelectronics Design for their financial support. I would also like to thank CMC Microsystems for providing access to design tools, technologies, and chip fabrication facilities.

#### ABSTRACT

Rectifiers are commonly used in electrical energy conversion chains to transform the energy obtained from an AC signal source to a DC level. Conventional bridge and gate cross-coupled rectifier topologies are not sufficiently power efficient, particularly when input amplitudes are low. Depending on their rectifying element, their power efficiency is constrained by either the forward-bias vol tage dr op of a di ode or the threshold vol tage of a diode-connected M OS transistor. Advanced passive rectifiers use threshold cancellation techniques to effectively reduce the threshold vol tage of f M OS di odes. A ctive r ectifiers use a ctive circuits to c ontrol the conduction angle of low-loss MOS switches.

In this thesis, an act ive r ectifier with a g ate cross-coupled topology is proposed, which replaces the di ode-connected MOS transistors of a conventional r ectifier with low-loss MOS switches. Using the inherent characteristics of MOS transistors as comparators, dynamic biasing of the bulks of main s witches and s mall pull-up transistors, the proposed s elf-supplied active rectifier e xhibits s maller v oltage d rop a cross the main s witches leading to a higher p ower efficiency compared to conventional rectifier structures for a wide range of operating frequencies in the MHz range. Delivery of high load currents is another feature of the proposed rectifier.

Using the bootstrapping technique, single- and double-reservoir based rectifiers are proposed. They present hi gher po wer and vol tage c onversion e fficiencies c ompared t o c onventional rectifier structures. With a source amplitude of 3.3 V, when compared to the gate cross-coupled topology, t he pr oposed a ctive r ectifier o ffers pow er a nd vol tage conversion e fficiencies improved b y up t o 10% a nd 16% r espectively. T he pr oposed r ectifiers, using t he boot strap technique in double- and single-reservoir schemes, are well suited for very low input amplitudes. They present power and voltage conversion efficiencies of 75% and 76% at input amplitude of 1.0V a nd m aintain t heir hi gh e fficiencies over r i nput a mplitudes gr eater t han 1.0V. S ingle-reservoir boot strap r ectifier a lso reduces di e area b y 70% c ompared t o i ts doubl e-reservoir counterpart.

Different bulk biasing techniques for the various transistors are proposed. Short auxiliary

paths us e t he pa rasitic diffusion-bulk j unction of t he m ain pass s witches i n pl ace of di odeconnected pM OS t ransistors i n t he a uxiliary p aths. A flow-back cu rrent free s cheme i s al so introduced in which, a smart control circuit selectively regulates the conduction angle of main pass transistors and prevents reverse currents. A close-track scheme using the parasitic diffusionbulk junction diode of the charging transistor is also proposed. The resulting configuration has a relatively s imple s tructure a nd pr oduces t he best pe rformance among a ll doubl e-reservoir structures for a wide range of input peak voltages. All the proposed rectifiers were fabricated in a 0.18 µm 6-Metal/2-Poly TSMC 3.3 V standard CMOS process.

# RESUMÉ

Les redresseurs sont couramment utilisés dans de nombreux systèmes afin de transformer l'énergie électrique obtenue à partir d'une source alternative en une alimentation continue. Les topologies traditionnelles telles que les ponts de diodes et les redresseurs se servant de transistors à grilles croisées-couplées ne sont pas suffisamment efficaces en terme d'énergie, en particulier pour de s signaux à faibles amplitudes. Dépendamment de leur élément de redressement, leur efficacité en t ermes de c onsommation d'énergie est li mitée s oit par la c hute de t ension de polarisation directe d'une diode, soit par la tension de seuil du transistor MOS. Les redresseurs passifs avancés utilisent une technique de conception pour réduire la tension de seuil des diodes MOS. Les redresseurs actifs utilisent des circuits actifs pour contrôler l'angle de conduction des commutateurs MOS à faible perte.

Dans c ette t hèse, nous avons proposé un r edresseur actif av ec une topologie en grille croisée-couplée. Elle utilise des commutateurs MOS à faible perte à la place des transistors MOS connectés en d iode co mme redresseurs. Le circuit p roposé u tilise: d es car actéristiques intrinsèques des transistors MOS pour les montages comparateurs et une polarisation dynamique des s ubstrats d es c ommutateurs pr incipaux s upportés pa r de pe tits transistors de r appel. Le redresseur proposé présente d e f aibles ch utes d e t ension à t ravers l e commutateur pr incipal menant à une efficacité d e p uissance p lus él evée par r apport a ux s tructures d'un redresseur conventionnel pour une large gamme de fréquences de fonctionnement de l'ordre des MHz. La conduction des courants de charge élevée est une autre caractéristique du redresseur proposé.

En u tilisant la méthode de *bootstrap*, des r edresseurs à simple et à dou ble r éservoir s ont proposés. Ils présentent une efficacité de puissance et un rapport de conversion de tension élevés en comparaison av ec l es structures de s redresseurs conventionnels. Avec une a mplitude de source de 3,3 V, le redresseur proposé offre des efficacités d e puissance et d e conversion de tension améliorées par r apport a u c ircuit à t ransistors croisés co uplés. Ces a méliorations atteignent 10% et 16% respectivement. Les redresseurs proposés utilisent la t echnique de *bootstrap*. Ils sont bi en a daptés pour d es a mplitudes d'entrée très b asses. À une amplitude

d'entrée de 1,0 V, ces derniers redresseurs présentent des rendements de conversion de puissance et de tension de 75% et 76%. Le redresseur à simple réservoir réduit également l'aire de silicium requise de 70% par rapport à la version à double-réservoir.

Ajoutons que différentes techniques de polarisation du substrat pour les divers transistors sont également suggérées. Des chemins auxiliaires courts utilisent la diffusion parasite au niveau des jonctions des deux transistors commutateurs de passage principaux à la place des transistors pMOS connectés en di ode dans ces chemins. Un chemin de retour du courant est également introduit. Ce chemin exploite un circuit de commande intelligent qui régule de manière sélective l'angle de conduction des transistors de passage principaux et qui bloque les courants inverses. Aussi, un circuit réalisé à l'aide d'une diode de diffusion à jonction parasite du transistor de charge est également proposé. La configuration qui en résulte a une structure relativement simple et elle affiche la meilleure performance parmi toutes les structures à réservoir double pour une large gamme de signaux de tension d'entrée. Tous l es r edresseurs proposés ont é té s imulés, implémentés et f abriqués avec l a t echnologie CMOS 0.18 µm 3 .3V C MOS de Taiwan Semiconductor Manufacturing Company (TSMC).

# **CONDENSÉ EN FRANÇAIS**

## 1. Introduction

Les av ancées technologiques da ns l e dom aine d es c ommunications s ans f il ont m ené a u développement des circuits intégrés à faible voltage et à basse consommation de puissance. Ces derniers s ont n écessaires au bon fonctionnement et à l 'atteinte d es p erformances d ésirées dans les s ystèmes em barqués. P armi l es cl asses d e s ystèmes q ui n ous i ntéressent, on pe ut c iter l es réseaux de capteurs [4,30,37], les étiquettes d'identification par radio fréquence (RFID) [11,134] et les dispositifs biomédicaux intelligents [57,81]. Plusieurs techniques d'alimentation incluant les batteries embarquées et les transmissions transcutanées sont relativement limitées en densité d'énergie, durée de vie, risque potentiel, intégration et en dimensions physiques.

D'un autre coté, les techniques de récupération d'énergie sont des procédés qui permettent de r écupérer l 'énergie di sponible da ns l 'environnement ( incluant l e c orps hum ain) e t de l a convertir en énergie él ectrique ex ploitable. P lusieurs t ravaux d édiés au d éveloppement d e c es techniques montrent q u'elles p euvent être p eu co ûteuses, h autement i ntégrable et c apables d'afficher d es n iveaux d e p uissance élevés. Néanmoins, ces t echniques n e s ont p as encore considérées fiables et réalisables, b ien que la recherche est en constante p rogression [41,155]. Ainsi, f ournir l 'énergie nécessaire et s uffisante p our al imenter l es i mplants él ectroniques demeure un défi.

La plupart des sources d'énergie, y compris les circuits à alimentation par induction et les systèmes au toalimentés g râce aux t echniques de r écupérations d 'énergie sont de s s ources alternatives (AC) et d oivent êt re converties en sources continues (DC). On a au ssi r apporté que les liens à couplage inductif souffrent d'une faible efficacité de transfert de puissance due au mauvais c ouplage et à u ne b ande p assante ét roite. Il e st donc crucial d'utiliser un r edresseur à haute efficacité à l'interface du système de transmission de puissance.

Dans u ne s tructure d e redresseur al imenté par l iaison i nductive, les t ransistors MO S qui partagent le même substrat et dont les sources sont connectées à la bobine secondaire, sont sujets

à de grandes variations de tension. Par conséquent, cela p eut i nduire d'importants c ourants de fuite au niveau du substrat, ce qui mène à une situation qui peut provoquer de *latch-up* dans un circuit in tégré a limenté par un lien in ductif. Ce phé nomène pour rait entraver l'efficacité d e puissance du c ircuit et compromettre s a fiabilité. Par c onséquent, l a t ension de s euil de s transistors principaux MOS doit être contrôlée avec précision et les polarisations fixes [54,119] ou les techniques de commutation dynamique du substrat (DBS) [16-20] sont à considérer. Ces dernières (DBS) réduisent aussi l'effet du substrat sur les transistors MOS de rectification.

### **1.1 Implémentation des diodes**

Une d es p arties essentielles d'un r edresseur de puissance es t l 'élément d e r edressement, appelé au ssi diode qui fournit un c hemin unidirectionnel pour l e courant ci rculant de l a s ource vers la charge. Toutefois, dans certains procédés CMOS standard, il est impossible d'intégrer des diodes avec d'autres c omposants. Par c onséquent, l es di odes sont c ouramment implémentées en utilisant soit des diodes parasites d'une jonction P-N, ou de s transistors connectés en diode. Ils sont tous deux limités par la chute de tension intrinsèque d'une diode ou par la chute de tension directe du t ransistor (0.4-0.6 V). Les transistors MOS c onnectés e n di ode (grâce à l a co urte connexion entre leur grille et leur drain) opèrent dans la région de saturation, ce qui entraîne une consommation d'énergie élevée.

Par ai lleurs, d ans les r edresseurs à b ase d e t ransistors connectés e n di ode,  $V_{GS}$  est m odulée par  $V_{DS}$ . Pour l es t ensions autour de l a tension de s euil ( $V_{Th}$ ), ce p aramètre change légèrement d'une c onduction di recte e n conduction i nverse. Par co nséquent, les commutateurs sont lents et ne pe uvent être activés et désactivés complètement. Ceci as sujetti la structure à de fuites importantes, ce qui conduit à une faible efficacité de rectification.

La chute de tension dans un MOS connecté en diode dépend de la tension de seuil et de la surtension sur la g rille n écessaire p our la c irculation du c ourant. La ch ute d e tension provoque une importante perte de puissance au sein du redresseur, qui affecte l'efficacité globale de puissance et diminue la tension délivrée aux modules précédents. D'autre part, l'usage des di odes S chottky à chute d e t ension faible (0.3 V) est pos sible [92,108,174] m ais leur

implémentation e st c oûteuse, en r aison de s étapes d e f abrication supplémentaires nécessaires et qui ne sont pas disponibles dans les procédés CMOS standard.

#### **1.2** Performances et classification des redresseurs

Il y a de nombreux paramètres, tels que : l'efficacité de conversion d e puissance (PCE), le rapport de conversion de t ension (VCR), la t ension m oyenne de s ortie (D C), la t ension d'entrée minimale, et le courant moyen de charge qui peuvent être utilisés pour la caractérisation des redresseurs. Le PCE est défini c omme le rapport de la puissance m oyenne d e sortie sur la puissance R F d'entrée. Le VCR e st défini c omme é tant l e r apport de l a t ension m oyenne (DC) de sortie s ur l 'amplitude c rête à l'entrée. La te nsion d 'entrée min imale est l a tension minimale q ui p ourrait ê tre détectée p ar l e r edresseur. Ces t ensions maximales et minimales déterminent la plage dynamique du redresseur.

Les r edresseurs de pui ssance sont classés s elon la m éthode avec l aquelle la di ode est implémentée. Les circuits r edresseurs utilisant de s c omposants passifs c omme diode ou les transistors M OS c onnectés e n di ode sont ap pelés redresseurs passifs. Les r edresseurs actifs sont une au tre catégorie de r edresseurs dans l esquels la di ode est implémentée en u tilisant d es diodes actives, principalement composée de commutateurs MOS, de comparateurs et de circuits périphériques. Récemment, les r edresseurs passif-actif ont é galement é té in troduits où le redresseur utilise une configuration à multi-étage, combinée de phases actives et passives.

## 2. Les redresseurs passifs à structures conventionnels

Les r edresseurs demie-onde ne s ont pa s assez ef ficaces et leurs p erformances en t ermes de PCE et VCR sont limitées par une chute de t ension da ns les diodes. Les r edresseurs en pont sont la v ersion pop ulaire de s redresseurs pleine onde , où l'arrangement est c onstitué de quatre diodes (Figure 2.2). Une paire de di odes est r esponsable d e l a r ectification d ans chaque cycle du s ignal. Lorsque la t ension d'e ntrée est s upérieure à l a tension de s ortie, une di ode est conductrice, ce qui permet de délivrer de la puissance à la charge. Dans ce cas l'autre diode régit le chemin du c ourant de l a ch arge à l a m asse. Bien que l a s tructure, par r apport à un pont

de demie-onde, bénéficie d'une efficacité de puissance plus élevée, de plus petites ondulations de sortie et d'une tension de claquage inverse plus élevée [1,83]. Elle souffre cependant d'une chute de tension de deux diodes en cascade à chaque cycle du signal.

#### 2.1 Les rectificateurs passifs à grille partiellement croisée-couplée

Les rectificateurs passifs à grille partiellement croisée-couplée (PGCCR) utilisent dans leur configuration une seule paire de transistors MOS à couplage croisé (Figure 2.4) [60,126]. Dans chaque cycle du signal de ce circuit, le  $V_{Th}$  d'un transistor MOS connecté en diode, est remplacé par la ch ute d e t ension efficace à t ravers un i nterrupteur MOS. Par r apport à un transistor connecté en di ode, la chute de tension d'un interrupteur MOS dans la région triode, est négligeable. Cela réduit effectivement la chute de tension dans le redresseur à un seul  $V_{Th}$  par opposition aux configurations basées sur la chute de tension de deux transistors connectés en diode. L'autre a vantage de ce redresseur est de commander la grille du transistor MOS avec une plage de tension plus é levée que celle des structures de stransistors montés en diodes, c e qui réduit les f uites provoquées par l es commutateurs et améliore leur conductivité. Le redresseur résultant af fiche une pl grande e fficacité de puissance co mparée us aux structures conventionnelles (FWDR), c ependant, à ch aque cycle d e la s ource, il u tilise les transistors MOS connectés en diode pour les connexions de charge et souffre donc de chutes de tension associées.

Comme le s sources de t ous l es t ransistors MOS d e r ectification d ans la structure PGCCR sont c onnectés aux bor nes d 'entrée, i ls s ubissent de g randes variations de tension se pr oduisant à haute f réquence. La pr otection de ce ci rcuit contre l e *latch-up* et les courants de fuite au niveau du substrat est cruciale. La technique de commutation dynamique du substrat (DBS) e st u tilisée avantageusement pour pol ariser d ynamiquement les su bstrats d es transistors [16-20].

#### 2.2 La topologie à grille complètement croisé-couplée

Le p roblème associé à la t ension de s euil de n'importe q uel transistor MOS connecté e n

diode suivant une configuration PGCCR est surmonté avec l'utilisation de l'architecture à grille complètement c roisé-couplée (FGCCR), où c haque pa ire d e commutateurs MOS dans l a topologie de type pont est connectée en croisé (Figure 4.1b) [13,44,111]. En topologie FGCCR, les transistors MOS agissent comme des commutateurs et le circuit n'est donc plus limité par la tension de seuil des transistors MOS connectés en diode, mais plutôt par la chute de tension drain source des interrupteurs.

Cependant, à chaque c ycle, il e xiste une pé riode où l e pot entiel du n œud de s ortie est supérieur à celui du n œud d'entrée pour une durée co nsidérable. Lorsque cel a arrive, les paires croisées couplées ne pe uvent pa s être co mplètement désactivées, pr ovoquant a insi une fuite de ch arge du condensateur de sortie du à l a s ource d'entrée. La fuite d e ch arge dégrade alors l 'efficacité d e p uissance. En ou tre, l e circuit r edresseur n'a p as une t ension d'alimentation stable qui pe ut garantir le plus haut pot entiel dans le s ystème. Par conséquent, si les substrats du pMOS sont statiquement liés à des potentiels fixes, la diode entre la source et le substrat (ou drain et substrat) du transistor peut être polarisée directement.

#### 2.3 Les redresseurs à base de pompe à charge

Les circuits typiques de pompe d e ch arge AC-DC utilisés d ans les s ystèmes de co llecte de puissance et d ans l es circuits RFID se composent de plusieurs cellules d e r edresseur dans une configuration en c ascade [40,83,163,177]. La pompe de charge de Greinacher (Figure 2.6) est souvent utilisée comme cellule de redresseur, qui se compose de diodes et de condensateurs afin de t ransférer des qua ntités de charge à t ravers les commutateurs cad encés de l a source vers le condensateur de r éservoir à l a sortie. Cependant, la p uissance d e s ortie de c ette f amille de redresseurs est souvent limitée à de faibles niveaux en raison des contraintes imposées pour la quantité d es ch arges t ransférées et la ta ille du c ondensateur de s ortie [173-174]. Aussi, ces redresseurs souffrent gé néralement de g randes ondulations à l a sortie. Cela l es rend incompatibles av ec les a pplications où un c ourant él evé d e ch arge et/ou une t ension de sortie stable est nécessaire.

Les redresseurs de pompes de charges à multi-étages (Figure 2.8) sont souvent utilisés pour générer de t ensions D C as sez él evées à p artir des f aibles a mplitudes d'entrée [39,86,108,173]. Dans c ette configuration, l es entrées R F sont alimentées en p arallèle dans chaque étage grâce à des condensateurs de pompage. Les tensions de sorties sont additionnées en série, afin de produire la tension de sortie finale. Cependant, comparé aux structures à un seul étage, l'efficacité globale de puissance et l'impédance d'entrée de l'étage subit une réduction.

Le problème commun associé au x r edresseurs b asés s ur l es multiplicateurs d e t ension est qu'ils fournissent du courant au nœud de sortie pendant le demi-cycle positif de l'entrée (phase de t ransfert d e ch arge). Au c ours du demi-cycle négatif (phase d e *clamping*), la di ode en parallèle ai de à la pré-décharge de la capacité de stockage vers la masse. Ce phénomène réduit l'efficacité globale de conversion de puissance (PCE) de ces types de redresseurs [137].

Les r edresseurs à pompe de c harge avancée basés s ur d es co mmutateurs M OS à s euil dynamiques (DTMOS) [166], ou sur des diodes de puissance ultra-faible (ULPD) (Figure 2.12b) [58,142] sont mises en œuvre à travers le processus Silicium-sur-Isolant (SOI). Le redresseur de type commutateur seulement [137] et ses versions avancées, à polarisation inversée (bias-flip) [137-138], e t à résonnance [ 22,64,110,141,159] s ont é galement i ntroduites. Ils se composent d'un c ommutateur e t d'une bobi ne qui s ont connectés à t ravers la s ource d'entrée pilotant un redresseur en pont . On a rapporté que c nouvelles es configurations présentent une ef ficacité d e p uissance n ettement s upérieure à celle d es redresseurs en pont conventionnel ou au doubleur de t ension. Cependant, leur a pplication e st limitée par la disponibilité du procédé SOI, par une fréquence d'opération très basse et par la nécessité d'utiliser de grandes inductances.

## 3. Les techniques d'annulation de seuil

La tension de seuil est un paramètre dépendant du processus, qui dépend du choix de l'oxyde et d e son ép aisseur. La t ension de s euil des pr incipaux commutateurs M OS entraîne une dissipation de puissance constante au sein du redresseur et diminue la tension moyenne de sortie (DC). L'effet du substrat a ggrave la situation en imposant s on effet délétère sur la tension de seuil. L'utilisation d e transistors à faible seuil, disponibles da ns c ertains procédés CMOS avancés, peut s embler ê tre une s olution pr ometteuse au p roblème. Cependant, leur disponibilité n'est pas encore généralisée et les dispositifs implémentés sont soumis à de s fuites significatives à c ause d u g rand dopage du c anal m enant à une c onsommation de pui ssance excessive et à des problèmes de fiabilité.

Il e xiste d'autres s olutions qui e mploient différentes t echniques de c ircuits pour a tténuer l'impact de la tension de seuil des transistors MOS.

#### 3.1 La technique de la grille flottante

La t echnique d e l a grille f lottante (FG) a ét é suggérée pour réduire de f açon pa ssive l a tension de seuil des transistors MOS en injectant quelques charges dans la couche d'oxyde de la grille du transistor [23,100]. La charge programmée est emprisonnée pour des années sur la grille flottante e t c omplètement i solée ( environ 0.1% e n 10 a ns @ 100C °). Cette t echnique a ét é appliquée au x commutateurs MOS à g rille cr oisée p artiellement et entièrement couplée [111,128] et aux topologies de redresseurs à base de pompe de charge [100].

En général, les compromis des redresseurs à grille flottante compromettent la tension de seuil du t ransistor avec u ne au gmentation d e l a capacité d'entrée. La grille f lottante doit ê tre programmée au m oins une f ois, pour t enir c ompte de c harges r ésiduelles i nconnues accumulées aux grilles flottantes de t ransistors après la fabrication de ci rcuit i ntégré (effet d'antenne) [ 16,100]. Par ai lleurs, le p rocessus d e p rogrammation est le nt, requiert s ouvent des tensions él evées fournies hors-puce, et présente u n imp act p otentiel s ur la f iabilité d es circuits [42,111]. D'autre pa rt, la p erformance du ci rcuit redresseur peut diminuer légèrement avec la fuite de c harges d e la grille flottante et avec le ch angement d e la température et d u temps [16,100].

#### **3.2** Techniques d'annulation statique du seuil

Avec ces t echniques, u ne tension D C s tatique est g énérée durant une phase de r epos du circuit pour être u tilisée comme tension de polarisation à tout mo ment, indépendamment

de l'amplitude instantanée du s ignal d 'entrée RF e t a fin d 'éliminer ou de r éduire l'effet d e l a tension de s euil de s dispositifs M OS sur l a phase d e t ravail. La t ension D C statique p eut êt re générée à p artir d e s ources internes o u ex ternes. Par c onséquent, les d ifférentes t echniques, y compris l'élimination externe d e  $V_{Th}$  (EVC) (Figure 2.9) [161] et l'élimination in terne d e  $V_{Th}$  (IVC) (Figure 2.10 et 2.11) [121,169,175,178] sont i ntroduits. D'autre p art, c es t echniques d e polarisation peuvent être appliquées sur les connexions grille et drain [161] ou substrat et source (effet du s ubstrat) des transistors c onnectés e n di ode. Malheureusement, toutes le s techniques citées c onsomment be aucoup d'énergie. Néanmoins, la r éalisation d' une r éduction simultanée de la r ésistance d u can al ( $R_{ON}$ ) et du courant de f uite inverse pour l es commutateurs MOS n'est pas possible [92].

#### **3.3** Technique de courant commandé par le substrat

La technique de co urant commandé p ar l e s ubstrat utilise u n courant c onstant forcé de l a connexion au substrat du t ransistor MOS, afin d'abaisser sa tension de s euil [103]. En utilisant cette t echnique, l a contrainte de t ension possible, la co nsommation d e puissance ac crue et l e couplage du bruit associé à une pompe de charge sont à éviter. De plus, la mise en œuvre de cette technique exige de grands efforts au niveau de l'élaboration du circuit et du dessin des masques.

#### **3.4** Technique de condensateur de *bootstrap*

Une au tre t echnique permet la r éduction du s euil e n ut ilisant des c ondensateurs *bootstrap* [79-80,118]. Avec cette t echnique, la tension de s euil effective d'un transistor MO S connectée e n di ode est réduite à la différence en tre d eux tensions de s euil (Figure 2.14) [99]. Parmi l es t echniques actuellement c onnues, c'est l a m ieux ad aptée aux pr océdés s tandards CMOS avancés, dans lesquels l'implémentation des condensateurs intégrés est faisable.

Avec une t ension de seuil du t ransistor MOS classique, l'utilisation d e cette t echnique pourrait entraîner u ne a ugmentation d e la pl age de t ension de s ortie pour une s ource d e tension d'entrée donné e. Cette t echnique a ét é appliquée à une configuration c lassique de redresseur demi-onde construite en utilisant une structure doubleur de tension [99]; cependant, la structure n'a pas affiché les améliorations de performance attendues.

## 4. Redresseurs de puissance actifs (synchrones)

Les redresseurs de puissance actifs (synchrones) se basent sur la diode active, à la place de diodes ou transistors connectés en diode, pour atteindre des performances élevées (Figures 2.15 ou 4.1). Les diodes a ctivent fonctionne presque comme une diode i déale, a vec une chute de tension négligeable (généralement aux alentours de 20 mV) en conduction directe et un blocage de courant inverse presque parfait. La diode active se compose généralement de commutateurs, des comparateurs, et dans certains cas de rétroactions. Lorsque la tension d'entrée du redresseur est supérieure à sa tension de sortie, la sortie du comparateur passe au rail d'alimentation positive et active le commutateur pour permettre la recharge du condensateur de sortie, la sortie du comparateur passe au niveau bas, le commutateur est désactivé et le circuit de la conduction directe es t d éconnecté. En comparaison av ec l es s tructures d e r edresseurs p assifs, l e fait d'appliquer un e tension d'entraînement de grille plus é levée s ur la b ase du t ransistor permet d'améliorer la conductivité du commutateur et l'efficacité de puissance en conséquence.

Généralement, l es r edresseurs act ifs, comparativement au x r edresseurs p assifs, o ffrent u ne commutation O N/OFF p lus r apide, ut ilisent une t ension d'entraînement de grille pl us élevée améliorant la conductivité des commutateurs, et permettent de réduire les fuites. Par conséquent, ils s ont considérablement p lus efficaces que l eur h omologue, en termes de tension de s ortie et d'efficacité é nergétique [ 21,97,104,130] pour de s f réquences d' utilisation f aibles e t moyennes. Cependant, cet avantage est obtenu au prix de pertes statiques et de commutation. Les pertes statiques sont dues à l'état statique des circuits actifs, tandis que les pertes de commutation sont principalement associées aux grandes capacités parasites du commutateur.

Le nom bre, l a s tructure e t l es c aractéristiques (retard i ntrinsèque, l a c onsommation de puissance, vitesse, tension d'alimentation) des comparateurs pourraient affecter considérablement les p erformances d u r edresseur en t ermes d e co urant de fuite i nverse, l a c onsommation de

puissance, la génération du courant de charge, la fréquence d'opération, l'ondulation de sortie, et l'efficacité d e p uissance. G énéralement, u n co mparateur r apide d ont l a co urbe d'hystérésis à faible consommation d'énergie est utilisée et d'autres caractéristiques telles que le gain unitaire de l a b ande p assante, l e g ain en b oucle ouve rte e t l e t emps de m ontée s ont a daptés dépendamment d e l'application. L'utilisation d es b oucles d e r étroactions av ec l e co mparateur sont également u tilisées afin d'améliorer les performances (stabilité), ou introduire une tension arbitraire de décalage à leurs entrées [97]. Néanmoins, si ces pertes sont excessives, la réduction de l a c hute de t ension de l a di ode de vient obs olète. A insi, l es r edresseurs a ctifs s ont principalement mis en œuvre pour les applications dont les fréquences de fonctionnement sont relativement faibles et les plages de tension d'entrée sont supérieures à 1.5 V [128-129].

D'autres inconvénients associés aux redresseurs actifs sont le nombre élevé de composants et la complexité de conception. En général, des conceptions plus complexes comprenant plusieurs composants ont une consommation élevée de puissance et de grande surface.

Les redresseurs actifs utilisent soit l'alimentation d'appoint ou d e la tension non r égulée et déformée du e au condensateur d e s ortie, p our alimenter l eurs circuits actifs. Les r edresseurs actifs autoalimentés utilisent soit un circuit de démarrage ou un chemin auxiliaire de chargement pour l eur dé marrage. D ans c e de rnier c as, un t ransistor M OS c onnecté e n di ode pe rmet de charger le condensateur de sortie à partir de la source.

#### 4.1 Architectures actives classiques

Le concept d'utilisation de s di odes actives, p our r emplacer l es d iodes classiques d ans l es redresseurs passifs, pour rait être appliqué à toutes les structures passives. Il comprend un pont classique [149-150], des structures qui utilisent partiellement ou entièrement la grille c roisée-couplée (Figures 2.16, 2.17 et 2.18) [47,56,63,97,104,144], ainsi que des architectures basées sur des pompes de charges (Figure 2.19) [80,113,152].

#### 4.2 Redresseurs actifs avancés

Les r edresseurs act ifs avancés u tilisent d es comparateurs phase-lead [16-19] ou pr édictifs

[87] pour améliorer les performances du comparateur et compenser son délai intrinsèque. Bien que ces techniques sont destinées à améliorer significativement la PCE du redresseur, les deux approches s ont limité es p ar la complexité d u c ircuit d e te mporisation et c elle d u s ystème d e surveillance de tension de sortie, ainsi que par leur sensibilité aux paramètres de conception.

Les redresseurs actifs basés sur une résonnance pulsée sont introduits pour être utilisés avec des g énérateurs d'alimentation, c e qui r end l eurs performances c onsidérablement l imitées par l'impédance capacitive interne [123,171-172]. Dans cette topologie, la commutation se produit à très basses fréquences (10 Hz à 1 kHz), afin de réduire les pertes de commutation. L'efficacité de puissance d u r edresseur es t s ignalée être s ignificativement p lus él evée que celle d e circuits classiques actifs, mais au prix d'utiliser une inductance élevée.

### 5. Les structures de redresseurs de puissance actif-passif

Il y a des topologies de redresseurs où les étages actifs et passifs sont utilisées [105,127,130-133]. Le redresseur s e compose d e deux ét ages (Figure 2.20). Le premier étage est un circuit complètement passif et u tilisé pour convertir la moitié négative d e l'onde sinusoïdale, reçue à l'entrée, en une onde positive avec presque pas de chute de tension. Cette conversion est faite avec s eulement qua tre t ransistors C MOS s tandard e t s ans c onsommation importante de courant. La chute d e tension d ans cet ét age est également limitée à l a chute de tension drainsource d es d eux commutateurs M OS. Le d euxième ét age est u ne d iode act ive, y compris l e commutateur MOS commandé par un comparateur qui utilise la connexion de substrat comme entrée, un bi ais de bêta-multiplicateur et un chemin auxiliaire pour le démarrage. Le redresseur expose u ne efficacité d e tension et d e puissance s ignificativement plus élevé, par rapport aux solutions passives.

### 6. Contributions

#### 6.1 Un redresseur actif

Pour am éliorer l'efficacité de la conversion de puissance (PCE) et augmenter la tension de

sortie, nous pr oposons un nouve au redresseur act if p leine-onde (FWAR) da ns l equel l es commutateurs M OS r emplacent t outes l es di odes ou l es MOS co nnectées en d iode dans un redresseur d e t ype pont c onventionnel (FWBR) ou un redresseur en croisé-couplé (GCCR) structures (Figure 3.4) [71]. Le redresseur utilise des transistors de pMOS en forme de la grille croisée-couplée avec d es transistors n MOS j ouant le rôle d e commutateurs à f aible p erte d ans leur r égion t riode, où i ls pe uvent pr ésenter un e c hute de t ension t rès f aible à travers l eur terminaux drain-source. Les tensions les plus élevées disponibles dans le circuit sont appliquées de manière dynamique aux commutateurs à transistors afin de maximiser leur transconductance et m inimiser, p ar conséquent, leur résistance d canal. Ainsi, i ls n'introduisent pas de chute de tension à cause de  $V_{Th}$  dans le chemin direct de la source à charge. Les fuites à travers le substrat sont également minimisées par la polarisation dynamique de N-puits de pMOS avec la tension la plus é levée pos sible. Le d esign n e n écessite n i une s ource d'énergie i nterne, n i un ch emin d e signal auxiliaire pour la livraison de puissance au démarrage.

Le circuit proposé utilise un système à schéma double de contrôle symétrique pour les cycles positifs et négatifs. Il fonctionne de sorte que, pour chaque cycle d'entrée et sous des conditions adéquates d e s ource et de charge (Tableau 3.1), une paire de transistors en chemin principal conduit. La conduction simultanée des commutateurs ferme le chemin du courant, de la source vers l a charge, et charge l e condensateur d e sortie. Les transistors p MOS d e *pull-up* sont également u tilisés p our aider à p révenir le s grilles f lottantes. Les courants de fuite et court-circuits sont é galement évités. En c hoisissant de s t ransistors r elativement pl us l arges que l e minimum, on a, en partie, pu fournir un bon «timing» et optimiser des performances.

Le p rojet d e redresseur act if p leine-onde a é té s oigneusement a ménagé pour a voir une structure s ymétrique min imisant un déséquilibre potentiel dans les capacités parasites entre les connexions d' entrée. Il a ét é f abriqué en technologie  $0.18 \mu$  m 6 -Métal/2-Poly T SMC 3.3V CMOS (Figure 3.11). La puce mesure une superficie de 1594×1080  $\mu$ m<sup>2</sup>.

Basé sur les résultats de simulations, le redresseur actif à pleine-onde (FWAR) produit des tensions d e s ortie, d es ef ficacités d e p uissance et des V CR sensiblement p lus él evés en comparaison avec un r edresseur en di ode de type pont et redresseur à grille croisée-couplée

(GCCR) (Figures 3.8, 3.9 et 3.10). Les r ésultats d e s imulation c onfirment q ue la n ouvelle structure est cap able d e g énérer des courants d e charge él evés av ec u ne p etite d égradation d e l'efficacité de puissance.

Pour mesurer les performances du redresseur, une plateforme a été développée (Figure 3.12) se servant d'un transformateur d'isolement (1:1) qui est utilisé pour découpler l'oscilloscope de la masse commune. Cette isolation permet d'éviter les boucles de terre dans l'installation et permet de référencer le signal de sortie à des tensions autre que la terre. Les tensions d'entrée et de sortie ainsi que le courant ont été mesurés pour calculer le PCE et le VCR. A partir des mesures, en accord étroit avec les résultats de la simulation, le redresseur proposé offre des tensions de sortie, une efficacité de tension et de puissance, remarquablement él evés p ar r apport à d es structures FWBR et GCCR lorsqu'ils sont utilisés dans des applications à basse tension et courant élevé.

#### 6.2 Redresseur de *bootstrap* à double-réservoir

Nous proposons aussi un redresseur intégré pleine-onde (FWNR), ce qui est approprié pour de nom breuses applications y compris le s imp lants in telligents b iomédicaux et d es é tiquettes RFID (Figure 4.3a). La structure ne nécessite pas des techniques complexes de conception de circuits. Il b énéficie d es av antages d e l a s tructure à l a g rille cr oisée-couplée u tilisée s ur d es transistors MOS sélectionnés.

Il intègre également une paire d'interrupteurs pMOS avec une tension efficace de seuil très basse pour r emplacer l es di odes ou t ransistors pMOS connectés en di ode dans l es s tructures précédemment ci tées. Une combinaison de transistors pMOS connectés en di ode a vec l e pe tit condensateur d e *bootstrap* fournit l a pol arisation qui r éduit l a t ension e ffective de s euil du transistor principal. Par conséquent, le redresseur est constitué de deux circuits pour la réduction du s euil, c hacun c ontrôle l'un de s i nterrupteurs principaux. U n a utre a vantage de l a nouv elle architecture est sa compatibilité avec les procédés CMOS standard, qui permet l'intégration des gros condensateurs sur la puce. L'architecture utilise la technique de commutation dynamique de substrat (DBS) pour pol ariser l es substrats de s t ransistors s électionnés (Figure 4.3b), a fin de réduire les fuites de courant à travers le substrat et d'éliminer l'effet de substrat.

Il a ét é constaté que l'application d e l a technique D BS a ux substrats de s transistors principaux r éduit d e manière s ignificative l'efficacité globale d e puissance d u r edresseur. P ar conséquent, l es substrats d e transistors principaux ét aient r eliés à  $V_{Out}$  ainsi que l a pl us ha ute tension disponible pendant la majorité du temps de fonctionnement du redresseur en raison de la présence du réservoir de sortie.

Le redresseur modifié fonctionne comme un redresseur à la grille croisée-couplée. Pendant chaque cycle d'entrée, u ne b ranche d u circuit (chemin au xiliaire) q ui c omprend le transistor pMOS connectés en di ode est i nsérée pou r fournir un c hemin entre l'entrée et l a sortie pou r charger le condensateur *bootstrap*. C ependant, la conduction simultanée de s transistors pMOS dans les chemins principaux et auxiliaires contribue au courant de sortie.

Les résultats obtenus à partir des simulations (Figures 4.4 et 4.5) montrent que le PCE et le VCR pour la structure proposée (FWNR) permettent d'atteindre rapidement des valeurs élevées pour des amplitudes de source très faible, et reste nettement plus élevé pour les tensions d'entrée plus l arge, par r apport aux s tructures de redresseur en pont classique (FWBR) et d e l a gille croisée-couplée (FWGR). Il a également été montré dans [70] que la tension de sortie moyenne de FWNR est significativement plus élevée que celle des autres topologies. Par conséquent, on peut s 'attendre à c e q ue l e n ouveau ci rcuit p uisse êt re applicable à l a m ise en œ uvre d e redresseurs à l 'aide d e nouve lles t echnologies C MOS s ubmicroniques où l a t ension d'alimentation nom inale est i nférieure à 1 V . Il a été not é que, comme prévu, les fréquences élevées de la source produisent de plus grandes PCE et de tension moyenne de sortie, dont il en résulte des grandes VCR (Figure 4.9). Diverses simulations montrent que la nouvelle topologie du redresseur peut fonctionner sur une large gamme de fréquences jusqu'à 60 M Hz à condition de faire les optimisations adéquates.

Le PCE et le VCR pour la structure FWNR varient avec la taille du condensateur d'amorçage (Figure 4.6). Toutefois, sur une large gamme de capacité, la performance du redresseur n'est pas très dépendante de la taille des condensateurs intégrés. Les résultats confirment que le nouveau redresseur fonctionne t rès bi en a vec un c ondensateur de 50 pF qui s ont r éalisables av ec l es procédés CMOS standard.

Le projet de redresseur pleine-onde (FWNR) a été soigneusement aménagé pour avoir une structure symétrique minimisant le déséquilibre du potentiel dans les capacités parasites entre les connexions de source et fabriqué en utilisant la procédé CMOS standard 0.18  $\mu$  m 6-Métal/2-Poly TSMC 3.3V (Figure 4.7). Cette puce mesure 780  $\mu$ m×780  $\mu$ m et elle possède 40 broches à double rangée. Les substrats locaux, nécessaires pour utiliser la technique DBS, ont été mis en œuvre en utilisant la couche «d*eep n-well*. Tous les commutateurs principaux sont entourés par des anneaux de protection pour les isoler des cellules adjacentes.

Basé s ur de s obs ervations di stinctes, l es m esures c onfirment que l'efficacité de pui ssance diminue avec le courant de charge. Le redresseur proposé génère une meilleure tension de sortie et une meilleure efficacité de puissance par rapport aux résultats rapportés par d'autres travaux en particulier lors du fonctionnement à partir de tensions de sources faibles. Le redresseur proposé, même a vec de s é léments m is e n œ uvre e n ut ilisant l a t echnologie d' intégration C MOS s ousmicronique, est capable de supporter des courants de charge importants allant jusqu'à quelques mA.

#### 6.3. Redresseurs de bootstrap à double-réservoir améliorées

Des a méliorations s'appliquant à un r edresseur intégré de pl eine onde à doubl e-réservoir (DRR-1) sont pr ésentées [75]. E lles a méliorent considérablement s es performances en t ermes d'efficacité de conversion de puissance et de tension en réduisant le courant de retour de fuite tout en éliminant les chemins auxiliaires.

#### 6.3.1 Court chemin auxiliaire

Un court c hemin a uxiliaire, proposé pour la structure d e la DRR-1 où les parasites d e la jonction P -N de di ffusion-substrat de s commutateurs du c hemin p rincipal, e st ut ilisé pour remplacer les transistors p MOS connectés en diode dans les chemins au xiliaires (DRR-2). La configuration proposée sert simultanément à polariser le substrat des commutateurs du passage principal, tout en fournissant des pistes auxiliaires de l'entrée au condensateur *bootstrap* (Figure 5.1c). Il est réalisé par la connexion du terminal du substrat des transistors du passage principal à  $V_{Out}$ . Il e st à not er que l e substrat du t ransistor pMOS dans les chemins de la charge est

toujours polarisé en utilisant la technique DBS.

Basé s ur l es résultats d es s imulations du s chématique a vec de s conditions s ur l a c harge appliquée, l e r edresseur pr oposé (DRR-2) pr ésente une P CE e t V CR significativement pl us élevés que le DRR-1 (Figures 5.2 et 5.3). Les améliorations augmentent significativement pour les s ources a yant d es am plitudes p lus él evées. O n a é galement o bservé q ue l e t emps d'établissement du circuit de DRR-2 est plus courte que celle de la DRR-1.

#### 6.3.2 Les redresseurs sans courant de retour

Pendant le fonctionnement normal d'une structure de la DRR, la tension d'entrée à la chaîne de conversion de puissance et la tension de sortie varient dans le temps. Par conséquent, il existe des intervalles de temps, durant lesquels le flux de courant s'inverse dans les transistors pMOS principaux. Dans la structure utilisée avec des conditions variables sur la source et la charge, ce courant de retour peut considérablement dégrader les performances du r edresseur d'un point de vue efficacité de puissance.

#### 6.3.3. Système de contrôle pour limiter le flux de courant de retour

Pour résoudre le problème ci-dessus, nous proposons d'utiliser soit un s ystème de contrôle (Figure 5.4) ou bien polariser les substrats des transistors de charge (Figure 5.6b). Dans le cas de la première solution, chaque transistor du pa ssage principal est équipé du c ircuit de commande proposé (DRR-3). D ans une s tructure D RR-3, lors de c haque cycle d'entrée, ce ci rcuit d e commande co mpare en p ermanence l est ensions d'entrées et s ortie, et co nnecte l a p laque supérieure d es co ndensateurs *bootstrap* à l a g rille d es co mmutateurs du p assage p rincipal, lorsque l es c onditions a ppropriées s ont r éunies. A insi, il c onduit finalement à un t ransfert de charge d e l a s ource d'entrée v ers l a ch arge q ue l orsque l a t ension d'entrée est s upérieure à l a tension de sortie, et elle bloque le courant de fuite inverse qui pourraient autrement passer via des i nterrupteurs pr incipaux da ns d'autres c onditions. D es c ircuits de c ontrôle doubl e doi vent donc êt re u tilisés d e l a m ême m anière entre chaque co ndensateur *bootstrap* et la grille d u transistor passage principal correspondant, pour annuler le courant d'écoulement de retour dans les cycles de source à la fois positifs et négatifs.

Nous pr oposons é galement d' utiliser l es di odes pa rasites de l a di ffusion-substrat de l a jonction P -N d es t ransistors d e ch arge p our l imiter l es fuites d e co urant i nverse à t ravers l es transistors du pa ssage principal. En utilisant cette technique, la tension sur la plaque supérieure des c ondensateurs *bootstrap* étroitement lié e à l a t ension d e s ortie et l a d ifférence en tre ces tensions est limitée à la chute de tension d'une diode polarisée en direct. Cette technique, appelée aussi "*close-track*" (Figure 5.6c), est mise en œuvre en connectant les substrats des transistors de charge à la tension de sortie (DRR-4). Cela réduit la complexité du circuit, et l'espace perdue de silicium sur la puce.

Les résultats des simulations (Figure 5.5) montrent que la structure DRR-3 proposée présente un PCE significativement plus élevé que les deux autres structures de la DRR sur une large plage de r ésistance d e s ortie. L'amélioration d e l'efficacité est plus évidente a vec d es r ésistances d e charge plus grandes. Le r edresseur DRR-3, en accord avec nos a ttentes, of fre un r endement énergétique plus él evé que l a t opologie d e l a DRR-2 av ec d es am plitudes cr êtes à l a s ource inférieures à 1.0 V (Figure 5.7). Cependant, pour des amplitudes d'entrée plus grandes que 1.0 V, le rendement énergétique global est légèrement dégradé. La configuration de la DRR-4 a une structure r elativement s imple et p roduit la meilleure p erformance p armi to utes les s tructures à double-réservoir pour une large gamme d'amplitudes crêtes d'entrée.

#### 6.4. Redresseur *bootstrap* à faible surface

L'utilisation de deux condensateurs de valeur relativement grande avec un grand transistor MOS de charge connecté en diode, qui est le cas pour les structures de DRR, peut limiter leur utilisation lorsque l'espace de silicium est limité. Afin d'économiser la surface de silicium, tout en b énéficiant d es av antages o fferts p ar l a technique *bootstrap*, nous proposons une nouvelle structure de redresseur mono-réservoir pleine-onde (SRR). La structure (Figure 5.8a) a une grille à couplage croisé-couplé en plus d'un système d e contrôle de polarité sélectif. Un système d e contrôle a mélioré conduisant les transistors du pa ssage principal a vec les plus ha utes tensions disponibles da ns l e c ircuit e st ut ilisé pour c onnecter u n s eul co ndensateur *bootstrap* aux commutateurs du passage principal. Le ré servoir *bootstrap* peut êt re n ettement p lus p etit que la taille totale d es condensateurs dans l es di verses s tructures de D RR. Les pe tits c ondensateurs *bootstrap*, pa r r apport a ux structures de DRR différents, impliquent de plus petits transistors de charge que les composants correspondant dans les structures de la DRR. La symétrie dans le circuit proposé assure qu'il peut traiter la distorsion du signal d'entrée. Ainsi, le redresseur proposé maintient sa haute efficacité de puissance, si les amplitudes crêtes positives et négatives sont différentes.

Le substrat du transistor de charge est connecté au nœud de sortie pour réduire le courant de retour d e f uite d e l a charge à l a source. C ependant, l es substrats de s t ransistors de s c hemins principaux et auxiliaires sont connectés au nœud de sortie, car il correspond au nœud où e st la tension plus élevée pendant la plupart de la période d'utilisation du redresseur.

Différentes simulations des circuits en schématique montrent que la nouvelle topologie des redresseurs peut fonctionner sur une large plage de fréquences jusqu'à 50 MHz Figure 5.9). Les résultats (Figure 5.10) montrent é galement qu e s ur une pl age s pécifique de c apacité, l a performance d e l a s tructure en t ermes d e P CE et V CR n e d épendent p as d e l a t aille d es condensateurs intégrés. On note aussi que la structure de SRR offre un r endement proche de sa valeur m aximale a vec un c ondensateur de 4 pF lorsqu'il e st intégré à un pr ocessus CMOS standard. L'utilisation d'un condensateur *bootstrap* plus petit implique aussi de temps plus court pour le chargement proche de la tension de crête. La configuration de SRR permet d'obtenir des efficacités de puissance aussi élevées que la structure DRR-4 pour une large plage d'amplitudes l'entrée du circuit.

La SRR proposé a été étudiée et fabriquée en utilisant un processus CMOS standard 0.18  $\mu$ m 6-Métal/2-Poly TSMC 3,3V. La puce mesure  $180 \times 600 \,\mu$ m<sup>2</sup>. En comparant la surface de silicium utilisée par l es circuits S RR e t D RR-1, qua nd l 'intégration de t ransistors de di mensions comparables, montre une économie de près de 70% dans la zone perdue de la puce.

## 7. Conclusions

Les redresseurs sont des circuits qui sont utilisés pour transformer l'énergie obtenue à partir de l a pl upart d es s ources d'énergie en un e alimentation D C. Basé s ur l e t ype d'élément de

xxviii

rectification, les circuits de redresseur sont classés comme actifs et passifs. La topologie grille croisée-couplée passive peut remplacer une ou deux diodes de redresseur en pont conventionnels par des commutateurs MOS et donc elle présente une plus grande efficacité de puissance. Les redresseurs a ctifs u tilisent d es c ircuits a ctifs p our c ontrôler le s commutateurs MOS. Ils présentent généralement une efficacité énergétique plus élevée que le redresseur passif pour les fréquences de fonctionnement faibles ou moyennes. Ils sont cependant limités par les pertes de commutation, la complexité et les difficultés de conception. Nous avons proposé une nouvelle structure de redresseur pleine-onde intégrée qui utilise les qualités intrinsèques des transistors MOS s électionnés comme comparateurs fonctionnant dans la région triode, pour atteindre une efficacité d e puissance accrue et u ne ch ute d e tension réduite. Le d esign n e n écessite n i u ne source d'énergie i nterne, ni un c hemin d e s ignal a uxiliaire pour produire de la pui ssance a u démarrage.

Il a également été montré qu'avec un t ransistor MOS classique qui a un e tension de seuil régulière, l'application simultanée de la structure croisée-couplée et les techniques de réduction du seuil permettent d'obtenir une chute de tension très faible dans les commutateurs de passage principal. Cela engendre des efficacités de puissance et de tension significativement plus élevée comparée aux redresseurs avec les structures conventionnel en pont et à grille croisée-couplée.

Différents redresseurs passifs basés sur la technique *bootstrap* ont également été proposés. Ils utilisent de s c ondensateurs s imple ou doubl e amorçage pour r éduire l e s euil effectif d es commutateurs du p assage principal. La structure mono-réservoir économise la surface requise sur la puce par rapport à la topologie à double réservoir.

L'utilisation de diodes parasites des jonctions, disponibles dans le procédé CMOS standard ainsi que d'une technique de polarisation à courts chemins auxiliaires et de circuit "*close-track*" ont été introduits. Ils simplifient le redresseur, tout en maintenant son efficacité de puissance à un niveau élevé.

Avec une amplitude de source de 3,3 V et par rapport à la porte croisée couplée topologie, le redresseur pr oposé of fre une pui ssance a méliorée et une e fficacité de c onversion de t ension

allant j usqu'à 10% et 16% de pl us respectivement. Le r edresseur p roposé u tilise l a t echnique bootstrap, y compris les doubles et simples réservoirs. Ils sont bien adaptés pour des amplitudes d'entrée très basses. Ils présentent des rendements de conversion de puissance et de tension de 75% et 76% à l'amplitude d'entrée de 1,0 V et ils permettent de maintenir des rendements élevés sur les amplitudes d'entrée supérieure à 1.0V. Le redresseur à simple réservoir permet également d'économiser 70% de l'aire r equise pour i ntégrer un r edresseur double-réservoir. T ous l es redresseurs ont été mis en œuvre en utilisant la technologie CMOS 0,18  $\mu$ m et ils sont conçus pour produire un courant de charge de plus de 2 mA lorsqu'ils opèrent dans la bande ISM jusqu'à 50 MHz.

# **TABLE OF CONTENTS**

DEDICATION	III
ACKNOWLEDGEMENTS	IV
ABSTRACT	
RESUMÉ	VIII
CONDENSÉ EN FRANÇAIS	X
TABLE OF CONTENTS	XXX
LIST OF TABLES	XXXV
LIST OF FIGURES	XXXVI
LIST OF ABBREVIATIONS	XL
LIST OF SYMBOLS	XLII
CHAPTER 1 : INTRODUCTION	1
1.1 Motivation	1
1.2 Research Problems	1
1.3 Research Objectives	2

1.4	Rese	arch	Contributions	3
1.5	Thes	is Or	ganization	6
СН	[APT]	ER 2	: INTEGRATED HIGH-EFFICIENCY LOW-VOLTAGE CMOS	
RE	CTIF	IERS	S FOR WIRELESSLY POWERED APPLICATIONS: PAST AND PRESI	ENT 8
2.1	Intro	auct	ION	δ
2.2	Desi	gn an	d Implementation Challenges for Passive Rectifiers	10
2	2.2.1	Size	of Main Switches	10
2	2.2.2	Оре	rating Frequency	11
2	2.2.3	Out	put Ripples	11
2	2.2.4	Thre	eshold Voltage	11
2	2.2.5	Loa	d Current	13
2	2.2.6	Bulk	c Biasing	14
	Douf		nee Matuice and Classification of Device Destifican	45
2.3	Perio	Dio	de Implementations	
2	2.3.1	1		10
	2.3.1		Schottky Diode	10
	2.3.1	1.2	Diode-Connected MOS	10
7	2.3.1	Con	ventional Topologies for Passive Rectifiers	
-	232	9 1	Half-Wave Topology	18
	2.3.2	2.2	Full-Wave Bridge Topology	
2	2.3.3	Adv	anced Passive Bridge Rectifiers	
	2.3.3	8.1	Partially Gate Cross-Coupled Topology	
	2.3.3	3.2	Fully Gate Cross-Coupled Topology	22
	2.3.3	8.3	Charge-Pump Based Rectifiers	24
2.4	Rect	ifiers	with Threshold Cancellation Techniques	27
2	2.4.1	Rec	tifiers Based on the Floating-Gate Technique	
2	2.4.2	Stat	ic $V_{\tau h}$ Cancellation Techniques	
	2.4.2	2.1	External $V_{\tau h}$ Cancellation Technique	

	2.4.2	2.2 Internal $V_{\tau h}$ Cancellation Technique	31
	2.4.2	2.3 Self-V <sub>Th</sub> -Cancellation Technique	34
2	.4.3	Differential $V_{Th}$ Cancellation Technique	35
2	.4.4	Bulk-Drive Technique	36
2	.4.5	Bootstrapped Capacitor Technique	37
25	Anal	usic and Madaling of Passiva Pactifiars	27
2.5	Anar	ysis and Modeling of Passive Rectifiers	37
2.6	Activ	ve (Synchronous) Power Rectifiers	40
2	.6.1	Active Diode Concept	41
2	.6.2	Main Challenges in Design of Active Rectifiers	41
2	.6.3	Active Rectifiers with Conventional Topology	43
2	.6.4	Active Rectifiers with a Charge-Pump Structure	47
2.7	Activ	ve-Passive Power Rectifier Structures	49
СН	APTE	ER 3 : A NOVEL LOW-DROP CMOS ACTIVE RECTIFIER	52
AN	IOVE	EL LOW-DROP CMOS ACTIVE RECTIFIER FOR RF-POWERED DEVICES:	
EX	PERI	MENTAL RESULTS	53
3.1	Intro	oduction	53
3.2	Powe	er Conversion Chain	54
3	.2.1	Rectifier Implementation	55
3	.2.2	CMOS Bridge Rectifiers	55
3.3	New	Proposed Active Rectifier	59
3.4	Perfo	ormance Metrics and Simulation Results	65
3.5	Mea	surement Results	67
3.6	Conc	clusion	71

3.7 References	71
CHADTED A · A DOUDLE DESERVOID DOOTSTDAD DECTIEIED	75
CHAFTER 4 . A DOUBLE-RESERVOIR BOOTSTRAF RECTIFIER	
A HIGH-EFFICIENCY LOW-VOLTAGE CMOS RECTIFIER FOR HARVE	STING ENERGY
IN IMPLANTABLE DEVICES	
4.1 Introduction	
4.2 Rectifier Topologies and Threshold Cancellation Techniques	78
4.2.1 CMOS Rectifier Implementation	78
4.2.2 Threshold Cancellation Techniques	80
4.3 The Proposed Rectifier	
A.A. Simulation and Macaurament Deputts	95
4.4 Simulation and Measurement Results	
4.4.1 Simulation results	
4.4.2 Measurement Setup and Test Protocol	
4.4.5 medsurement setup and rest notocontinuity and the	
4.5 Conclusions	96
4.6 References	96
CHAPITRE 5 : LOW-AREA BOOTSTRAP RECTIFIERS	
LOW-AREA AND F LOW-BACK CU RRENT F REE CM OS INTEGRAT. FOR POWER SCAVENGING DEVICES	ED RE CTIFIERS
5.1 Introduction	102
5.2 Bootstrapped-Capacitor Based Rectifiers	103
5.2.1 Short Auxiliary Paths	
5.2 Elow Back Current Free Portifiers	100
5.3.1 Control Scheme to Limit Flow-Back Current	<b>108</b> 109

### xxxiv

5	5.3.2 Close-Track Scheme for Flow-Back Current Reduction	
5.4	Low-Area Bootstrapped Rectifier	
5	5.4.1 Control Circuit	114
5.5	Conclusions	
5.6	References	
СН	APTER 6 : GENERAL DISCUSSION	
6.1	Active Rectifier	
6.2	Bootstrap Passive Rectifiers	
6	5.2.1 Double-Reservoir Bootstrapped Rectifier	
6	5.2.2 Improvements in Double-Reservoir Bootstrapped Rectifier	129
	6.2.2.1 Short-Auxiliary Paths	129
	6.2.2.2 Flow-back Free Scheme	130
6.3	Single-Reservoir Bootstrapped Rectifier	
6.4	Test and measurement setup	
СН	APTER 7 : CONCLUSIONS AND RECOMMENDATIONS	
7.1	Contributions of This Research	
7.2	Directions/Recommendations for Future Work	
7	7.2.1 Single-Reservoir Bootstrapped Rectifier with Asymmetrical Input Cycles	134
7	7.2.2 Circuit Reliability Test	135
7	7.2.3 Input Matching Network Analysis	135
7	7.2.4 Modified Passive-Active Rectifier	135
7	7.2.5 Active Rectifier with Low Effective Switching Frequency	136
BIE	BLIOGRAPHIE	

# LIST OF TABLES

Table 3.1. Rectifier switching states for positive cycle	
Table 3.2. Summary of measured power efficiency for cited rectifiers.	71
Table 4.1. Post-layout and measurement results.	94
Table 4.2. Comparison with most advanced rectifier characteristics	94
Table 5.1. Circuit parameters for rectifier topologies.	
Table 5.2. Comparison with most advanced rectifier characteristics	

# LIST OF FIGURES

Figure 2.1. Dynamic bulk switching scheme: (a) for nMOS transistors, (b) for pMOS transist	ors.
	. 14
Figure 2.2. Circuit diagram for a full-wave rectifier: (a) bridge, (b) center-tapped.	. 19
Figure 2.3. Circuit diagram for a full-wave nMOS-based bridge rectifier.	. 20
Figure 2.4. Circuit diagram for a gate cross-coupled rectifier.	. 21
Figure 2.5. Circuit diagram for a fully gate cross-coupled rectifier in [43]	. 23
Figure 2.6. Circuit diagram for a fully gate cross-coupled rectifier in [160]	. 23
Figure 2.7. Schematic of a Greinacher charge pump.	. 24
Figure 2.8. Schematic of a N-stage charge pump rectifier	. 25
<b>Figure 2.9.</b> Circuit diagram for an external $V_{Th}$ cancellation technique in [161].	. 30
<b>Figure 2.10.</b> Circuit diagram for an internal $V_{Th}$ cancellation technique in [121]	. 31
<b>Figure 2.11.</b> Circuit diagram for an internal $V_{Th}$ cancellation technique in [169]	. 33
Figure 2.12. Circuit diagram for a Villard rectifier: (a) conventional diode-connected MOS, ULPD-connected MOS in [94].	(b) . 35
<b>Figure 2.13.</b> Circuit diagram for a rectifier cell using differential $V_{Th}$ cancellation technique	. 36
<b>Figure 2.14.</b> Circuit diagram for a Villard charge-pump based rectifier using the bootstrapp capacitor technique [99]	oing . 38
Figure 2.15. Block diagram of typical active (synchronous) rectifier.	. 40
Figure 2.16. Circuit diagram for active rectifier in [97].	. 44
Figure 2.17. Circuit diagram for active rectifier in [104].	. 45
Figure 2.18. Circuit diagram for active rectifier in [63].	. 46
Figure 2.19. Circuit diagram for active rectifier in [113].	. 48
## xxxvii

Figure 2.20. Circuit diagram for active-passive rectifier in [133]	0
Figure 3-1. Block diagram of a typical PCC	4
Figure 3.2. Schematic of a full-wave bridge rectifier: (a) diode implementation, (b) MOS diode	)-
connected implementation	6
Figure 3.3. Gate cross-coupled rectifier [12]. 5	7
Figure 3.4. Schematic of the proposed full-wave rectifier	0
Figure 3.5. Schematic of the active parts during the positive half cycle	0
Figure 3.6. Simulated result of the FWAR over one period	2
<b>Figure 3.7.</b> Schematic of dynamic bulk biasing for main switches: (a) $M_1$ and (b) $M_3$ 6	4
Figure 3.8. Simulated output voltage of FWDR, GCCR and FWAR	6
Figure 3.9. Simulated VCRs for various rectifier structures	6
Figure 3.10. Simulated power efficiency versus input amplitude	7
Figure 3.11. Photomicrograph of the prototype chip	8
Figure 3.12. Voltage and power measurement setup	9
<b>Figure 3.13.</b> Input/output waveforms of FWAR operating at: (a) <i>f</i> =1 MHz, (b) <i>f</i> =10 MHz 6	9
Figure 3.14. Measured power conversion efficiency of FWAR operating at 10 MHz7	0
Figure 4.1. Schematics of full-wave rectifiers: a) gate cross-coupled, b) fully cross-coupled7	9
Figure 4.2. Block diagram of active rectifier typical configuration.Error! Bookmark no	)t
defined.	
Figure 4.3. Schematics of: a) the proposed full-wave rectifier, b) its dynamic bulk biasing circu	it
for diode-tied transistors of M <sub>5-6</sub>	2
Figure 4.4. Simulated power conversion efficiency versus input peak amplitude	6
Figure 4.5. Simulated voltage conversion ratio versus input peak amplitude	7

Figure 4.6. Simulated pow er e fficiency and v oltage conversion r atio ve rsus boot strapped
capacitor size
Figure 4.7. Photomicrograph of the prototype chip; A and B highlight bo otstrapped capacitors
$(C_{B1-2})$ , C and D address main pass transistors $(M_{1-4})$ , and E marks the bootstrapping
$(M_{5-8})$ and dynamic bulk biasing circuitry
Figure 4.8. Voltage and power measurement setup
Figure 4.9. Simulated frequency response of the proposed rectifier
Figure 4.10. Measured voltage conversion ratio of the proposed full-wave rectifier versus input
amplitude operating at <i>f</i> =10 MHz
Figure 4.11. Measured power conversion efficiency of the proposed full-wave rectifier operating
at <i>f</i> =10 MHz
Figure 5.1. Schematics of: a) the double-reservoir rectifier: b) its original bootstrapped pMOS
setup (DRR-1) [17], c) its r evised boot strapped pM OS s etup with s hort-auxiliary
paths (DRR-2) 104
<b>Figure 5.2.</b> Simulated power efficiency versus input peak amplitude for the DRR-1 and DRR-2
structures
<b>Figure 5.3.</b> Simulated voltage conversion ratio versus input peak amplitude for the DRR-1 and
DRR-2 structures
Figure 5.4. Schematic of control scheme for positive cycles
<b>Figure 5.5.</b> Simulated p ower ef ficiency v ersus l oad r esistance f or t hree co nsidered D RR
structures
<b>Figure 5.6.</b> Schematics of the charging path for bootstrapping capacitor in positive input cycles:
a) t ypical D RR, b ) DRR w ith t he b asic cl ose-track bi asing, c ) pr oposed
implementation of DRR with simplified close-track biasing (called DRR-4) Error!
Bookmark not defined.

Figure 5.7. Simulated power efficiency for DRR structures with and without the parallel diode
<b>Figure 5.8.</b> Schematic of the proposed single-reservoir topology: a) Rectifier architecture (SRR) b) Control circuit
Figure 5.9. Performance of the proposed rectifier over different input source frequencies 117
Figure 5.10. Simulated pow er e fficiency and voltage conversion r atio ve rsus boot strapped capacitor size.
<b>Figure 5.11.</b> Simulated power conversion efficiency versus input peak amplitude for double- and single-reservoir rectifier structures
<b>Figure 5.12.</b> Photomicrograph of chips for different rectifier structures: a) double-reservoir, b single-reservoir. 119
<b>Figure 5.13.</b> Measured voltage conversion ratio of the proposed SRR as a function of input peal amplitude when operating at $f=10$ MHz
<b>Figure 5.14.</b> Measured power conversion efficiency of the SRR full-wave rectifier versus input peak amplitude operating at $f=10$ MHz

# LIST OF ABBREVIATIONS

AC	Alternative current
BERT	Berkeley reliability test
BiCMOS	Bipolar-CMOS
BJT	Bipolar-junction transistor
CMOS	Complementary metal-oxide semiconductor
DC	Direct current
DBS	Dynamic bulk witching
DRR	Double-reservoir rectifier
DTMOS	Dynamic-threshold MOS
ESD	Electrostatic discharge
EVC	External- $V_{Th}$ -cancellation
FG	Floating-gate
FGCCR	Fully gate cross-coupled rectifier
FSL	Fast-switching limit
FWAR	Full-wave active rectifier
FWBR	Full-wave bridge rectifier
FWDR	Full-wave diode rectifier
FWGR	Full-wave gate cross-coupled rectifier
FWFR	Full-wave fully gate cross-coupled rectifier
FWNR	Full-wave new rectifier
F-N	Fowler-Nordheim

GCCR	Gate cross-coupled rectifier	
HF	High frequency	
IVC	Internal- $V_{Th}$ -cancellation	
MEMS	Micro electro-mechanical systems	
OP-AMP	Operational amplifier	
PCE	Power conversion efficiency	
PGCCR	Partially gate cross-coupled rectifier	
RF	Radio frequency	
RFID	Radio frequency identification	
RMS	Route mean square	
SRR	Single-reservoir rectifier	
SSH	Synchronized switch harvesting	
SSL	Slow-switching limit	
STS	Silicon-Titanium-schottky	
SVC	Self-V <sub>Th</sub> -cancellation	
UHF	Ultra high frequency	
ULPD	Ultra-low-power device	
VHF	Very high frequency	
VCR	Voltage conversion ratio	

# LIST OF SYMBOLS

$C_L$	Load capacitance
$C_{OX}$	Gate capacitance per unit area
f	Frequency
$g_m$	Transconductance
$G_{ds}$	Drain-source conductance
$I_D$	Drain current
L	Length of transistor
$R_L$	Load resistance
R <sub>ON</sub>	Channel resistance
$V_{BS}$	Bulk-source voltage
V <sub>CAP</sub>	Capacitor voltage
$V_{DD}$	Supply voltage
$V_{e\!f\!f}$	Effective voltage
V <sub>G</sub>	Ground voltage
$V_{GD}$	Gate-drain voltage
$V_{GS}$	Gate-Source voltage
V <sub>IN</sub>	Input voltage
$V_{In+}$	Input voltage (positive terminal)
V <sub>In-</sub>	Input voltage (Negative terminal)
V <sub>Out</sub>	Output voltage
$V_{SG}$	Source-gate voltage

$V_{SS}$	Supply voltage
$V_{Th}$	Threshold voltage
W	Width of transistor
μ	Mobility of carrier
$\mu_P$	Mobility of holes

## Chapter 1 : INTRODUCTION

## **1.1 Motivation**

Nowadays, inductive RF links are a preferred solution to power up a wide range of wireless devices including, but not limited to, smart implantable medical devices, low-cost passive radio frequency identification (RFID) tags, and wireless sensor networks. In such systems, the same link is typically used both for power and data transmission. However, this method suffers from poor e lectromagnetic c oupling, and the strong d ependence of r eceived p ower t o the di stance, orientation and di splacement of the remote transmitter c an r esult in a low p ower efficiency. Power scavenging techniques are shown to be able to harvest significant amount of power from the environment including the human body. All these techniques require transforming the energy from an AC signal to an unregulated DC voltage, in order to supply power to the various blocks in their power conversion chain.

Previously developed power systems generally use rectifiers in their front-end to accomplish the AC to DC conversion. The power efficiency of the rectifiers therefore significantly affects the performance and the characteristics of the power conversions chain.

The need for configurations with higher power efficiencies and greater output voltage has attracted m any r esearchers t o i mprove t he p erformance of t he pow er c onversion chain i n wirelessly powered systems. For an inductively coupled power chain, it is important to mention that a m ore efficient rectifier can deliver a given amount of power for a l esser voltage induced across the secondary coil. Thus, it requires a smaller coupling coefficient and allows for a greater relative distance between the coils.

## **1.2 Research Problems**

Conventional integrated passive rectifiers us e inefficient parasitic junction diodes or diodeconnected M OS t ransistors. Their performance is significantly d egraded by the forward-bias voltage drop of diodes or the threshold voltage of MOS transistors. Such threshold voltage results in a significant power loss within the rectifier, which affects the overall power efficiency and decreases t he de livered vol tage t o t he f ollowing bl ocks. T his ne gative i mpact be comes increasingly significant in the design of low-voltage power supplies. Such low-voltage supplies are common with sub-micron CMOS technologies. Moreover, in diode-connected rectifiers,  $V_{GS}$ of the transistors is modulated by  $V_{DS}$ . Therefore, for voltages around the threshold voltage ( $V_{Th}$ ), the l atter pa rameter changes s lightly from f orward t o r everse conduction. T his s ubjects t he structure to significant leakages and leads to inefficient rectification.

Furthermore, t ransistors i mplemented w ith C MOS pr ocesses commonly s hare a global substrate. Depending on the biasing of the bulk terminals, there exist time intervals in which a significant a mount of 1 eakage c urrent m ay flow from the bulk of pM OS t ransistors i nto t he substrate. For rectifier circuits where input and output voltages vary significantly over time, this scenario i s very l ikely. Note t hat the l eakage current t hrough t he m ain pass M OS t ransistors which carry high load currents may drastically a ffect the overall power efficiency of a rectifier and potentially trigger a latch-up condition. Therefore, one should take extensive care to ensure proper bulk biasing for the main switches.

Active rectifier configurations have been reported to have higher power efficiency compared to their passive counterparts. They use active circuitry such as comparators to control the main pass M OS s witches, r eplacing t he di ode-connected t ransistors. T hey offer f aster s witching between the ON and OFF states and allow reducing leakages. However, they generally require an independent power source to operate and the associated extra circuitry adds to design complexity and pow er consumption. These dr awbacks typically out weigh the b enefits they offer and limit their a pplication t o s ystems where a n a uxiliary pow er s ource i s pr esent. T he a uxiliary power source m ay co me from a secondary low efficiency parallel rectifier, or a l arge c apacitor. The design of high-speed high-resolution low-power comparators, which are a core block in an active rectifier, can be very challenging. This is particularly true when the power source to be rectified is recovered from a signal whose frequency can exceed 10 MHz.

## **1.3 Research Objectives**

The main objective of this thesis is to introduce an integrated high-efficiency CMOS rectifier for low-voltage and high current applications. Based on the research problems and requirements, the detailed objectives of this thesis are as follows:

- To develop a rectifier that can be integrated in standard sub-micron CMOS processes to achieve high performance, with low area and cost.
- To maintain high performance with asymmetric inputs. Asymmetric inputs may be result from sudden changes in the distance and orientation of the primary and the secondary coils in an inductively powered system.
- To reduce reverse currents from the output load back to the input source.
- To be functional over a wide range of frequencies in the MHz range. This frequency range is suited for many industrial, scientific, medical (ISM) and R FID applications operating in HF, VHF and UHF bands.
- To be robust and reliable against leakages into the substrate and reduce risks of latch-up.
- To be able to provide a load current in the mA range. High current capability is required for many applications including biomedical stimulation.
- To be sufficiently sensitive to low input amplitudes. This is especially challenging with advanced s ub-micron p rocesses, w here t he t hreshold v oltage d oes n ot s cale w ith t he nominal supply voltage.

## **1.4 Research Contributions**

In this thesis, we have achieved three main contributions with respect to the development of full-wave high-efficiency low-voltage integrated rectifiers capable of handling high load currents. It includes the design and implementation of active and passive rectifiers reported in:

- S. Hashemi, M. Sawan, and Y. Savaria, "A novel low-drop CMOS active rectifier for RF-powered devices: Experimental results, Elsevier Microelectronics Journal, no. 40, pp. 1547-1554, Jan. 2009.
- S. H ashemi, M. S awan, a nd Y. S avaria, "A high-efficiency lo w-voltage C MOS rectifier f or h arvesting en ergy i n i mplantable d evices," IEEE T ransactions o n Biomedical Circuits and Systems (April 2011, Paper to appear).

• S. Hashemi, M. Sawan, and Y. Savaria, "Low-area and flow-back current free CMOS integrated rectifiers f or p ower s cavenging d evices," IEEE T rans. Circuits a nd Systems: Regular Papers-I (June 2011, Submitted).

Before co ming u p w ith t he n ew r ectifier ar chitectures, w e p roposed a n ew high-level modeling t echnique for pow er c onversion c hains [69]. T his m odel i s ba sed on a nalytical expressions, behavioral and/or empirical considerations in the design of power chains to quickly predict the dissipated power and estimate the power efficiency. Using this model, the impact of power efficiency degradation due to non-ideal characteristics of various blocks in a typical power conversion chain was studied in detail as reported in.

• S. H ashemi, M. S awan, Y. S avaria, "A P ower P lanning M odel f or Implantable Stimulators", IEEE International S ymposium o n C ircuits a nd S ystems (ISCAS), Greece, May 2006.

Following is a detailed list of contributions in the proposed architectures for active rectifiers:

- Configuring the rectifier based on a partially gate cross-coupled structure which implies positive feedback and maintains maximum input voltage swing for the main switches.
- Replacing di ode-connected transistors with low-loss MOS switches acting in the triode region, where they present a very low voltage drop.
- Using inherent characteristics of MOS transistors as comparators in place of an explicit comparator, which results in circuit simplicity, power savings, and area reduction.
- Applying the d ynamic b iasing t echnique t o the bulk of the main pass s witches, which results in less leakage through the substrate and reduced risk of latch-up.
- Employing s mall p ull-up t ransistors in the c ontrol c ircuit of the m ain s witches which helps preventing floating gates and associated drawbacks during inactive periods.
- Using low-threshold MOS transistors within the control scheme to reduce the dead zone for the comparators. This results in increasing the sensitivity of the rectifier circuit to low amplitude inputs.

- Driving the gate of all transistors in the control path with the highest voltages available in the ci rcuit t o i ncrease t heir s peed an d t ransconductance an d r educe t heir ch annel resistance.
- Considering adequate timing for the rectifier by proper sizing the transistors, to maintain high-efficiency over a wide range of operating frequency in the MHz range.
- Developing a test setup with an isolating transformer to generate a floating source.
- Implementing the proposed passive rectifier in the TSMC 0.18 µm CMOS process.
- Evaluating the effect of a local (isolated) substrate to implement the dynamic bulk biasing technique on nMOS native transistors.
- Implementing a pr ecise m easurement t echnique f or e valuating t he i nput a nd out put voltages and currents to calculate the power efficiency.

Two rectifiers topologies based on the bootstrapping technique were also proposed to reduce the effective threshold voltage of the main pass transistors. The proposed double-reservoir rectifier is the result of the following contributions:

- Implementing the bootstrapping technique using small integrated capacitors to reduce the effective threshold of main pass switches.
- Configuring the r ectifier b ased on p artially gate cross-coupled s tructure which i mplies positive feedback and maintains maximum input voltage swing for the main switches.
- Using auxiliary paths for circuit startup using diode-connected MOS transistors in parallel with the main pass pMOS switches.
- Applying the dynamic bulk biasing technique to the charging transistors and fixing the bulk voltage of main pass switches to the output voltage in order to minimize leakage into the substrate.
- Implementing the proposed passive rectifier in the TSMC 0.18 µm CMOS process.

The proposed single-reservoir rectifier is an improved version of the double-reservoir rectifier with the following contributions:

• Introducing a short a uxiliary p ath u sing the p arasitic d iffusion-bulk j unction di ode of main pass pM OS s witches t o c reate a path be tween t he s ource a nd t he boot strapping

capacitor p articularly at startup. T his p ath r eplaces t he e xplicit di ode c onnections a nd simplifies the rectifier circuit.

- Introducing a c ontrol scheme t o r educe t he f low-back current b y r egulating t he conduction angle of main pass transistors.
- Introducing a close-track scheme using the parasitic diffusion-bulk junction di ode of charging transistors to force the bootstrapping capacitor voltage closely track the output voltage. Close-tracking limits the voltage difference between the bootstrapping node and the output to the voltage drop across a diode. This simple structure significantly reduces the flow-back current through the main pass transistors.
- Introducing a smart polarity selective control scheme for asymmetrical inputs to share the bootstrapping c apacitor be tween t he pos itive a nd n egative cycles. Using a s ingle bootstrapping capacitor results in considerable area savings.
- Implementing the proposed passive rectifier in the TSMC 0.18 µm CMOS process.

## **1.5 Thesis Organization**

This thesis is written in a paper-based format and contains copies of the published journal article in chapter 3, the accepted journal article in chapter 4, and the submitted journal article in chapters 5.

Chapter 2 reviews the principles and classification of power rectifiers. It highlights key issues and major challenges in their design and implementation in CMOS processes both at device and architecture levels. It also introduces important metrics to evaluate the performance of rectifiers and di scusses s everal a pproaches t o opt imize t hem. V arious a nalysis methods a nd m odeling techniques for rectifier circuits are also presented. It covers all the significant related work in the power rectifier d omain a nd b riefly d escribes th e s uggested to pologies a long w ith th eir achievements. This review will be submitted for publication shortly.

The design and implementation of a new rectifier is discussed in chapter 3, where an active rectifier with a g ate cr oss-coupled t opology i n pl ace of t he di ode-connected t ransistors i n conventional r ectifiers i s i ntroduced. U sing t he inherent ch aracteristics o f M OS t ransistors as comparators, dynamic bulk biasing of main pass switches is proposed, and pull-up transistors are

used t o a void floating gates in t hat proposed r ectifier. R esults obtained from s imulations and measurements r eveal t hat t he proposed r ectifier e xhibits s ignificantly higher pow er e fficiency compared t o conventional r ectifier s tructures for a w ide r ange o f o perating frequencies in the MHz range. This work was published in Elsevier Microelectronic Journal in January 2009.

Using the bootstrapping technique to reduce the effective threshold voltage of MOS switches, an integrated full-wave high-efficiency rectifier with a gate cross-coupled topology is proposed in chapter 4. T he r ectifier uses t wo boot strapping c ircuits attached t o m ain p ass MOS s witches along with auxiliary paths to activate the bootstrapping circuit at startup. The voltage drop across the rectifier is significantly reduced, making it s uitable for low-voltage applications. This work was submitted to IEEE transactions on Biomedical Circuits and Systems in April 2011 and was accepted with minor corrections on July 11<sup>th</sup>, 2011.

A single-reservoir rectifier is proposed in chapter 5, in which a single bootstrapping circuit serves for both of input cycles. The rectifier presents a performance as high as a double-reservoir structure in terms of power efficiency and voltage conversion ratio, while saving almost 70% of the die area. Several bulk biasing approaches for the main and charging transistors including the short auxiliary paths and the close-track scheme are suggested. The new biasing techniques use parasitic d iffusion-bulk junction di ode of the main and charging transistors, which r esults i n considerable s implifications in the d esign. The former s erves for c ircuit s tartup and the latter eliminated the reverse leakage current. The resulting configuration produces the best performance among all double-reservoir structures. This work was submitted to IEEE Transaction on C ircuits and Systems: Regular Papers-I in June 2011.

Chapter 6 c overs the general discussions about the thesis and finally, the conclusions of this thesis, along with few recommendations for the future works are presented in chapter 7.

# Chapter 2 : INTEGRATED HIGH-EFFICIENCY LOW-VOLTAGE CMOS RECTIFIERS FOR WIRELESSLY POWERED APPLICATIONS: PAST AND PRESENT

## 2.1 Introduction

Advances in wireless communications have led to the development of low-voltage and lowpower integrated circuits. They are necessary for supporting the functionality and me eting the desired p erformances o f em bedded electronic systems, s uch as wireless s ensors n etworks [4,30,37], radio frequency identification (RFID) tags [11,34], smart biomedical devices [57,81], and general w irelessly p owered d evices. These ap plications r equire h igh-efficiency, h ighsensitivity, l ong ope rating t ime, a nd l ow-power r ectifiers a s o ne o f th eir mo st c ritical c ircuit elements.

Various powering techniques including embedded batteries and transcutaneous transmission are relatively constrained in terms of energy density, device lifetime, potential hazards to human safety, i ntegration, a nd required s pace. On t he other ha nd, e nergy ha rvesting t echniques a re processes by which energy readily available from the environment (including the human body) is harvested an d co nverted i nto u sable el ectrical en ergy. R emarkable efforts d edicated t o developing these t echniques r eveal t hat t hey can b e inexpensive, hi ghly c ompatible with electronics, a nd c apable of pr ocuring hi gh pow er l evels. H owever, d espite th e s ignificant progress in the recent years [8-9], these techniques are not considered reliable yet [41,155].

Several types of w ireless s ystems b enefit from inductive links to e xtract p ower from the signal received by an antenna [45,167]. In this case, a radio frequency (RF) signal is commonly used to simultaneously transmit data and transfer the energy required for carrying the intended functions. T his t echnique is m ore c onvenient and a dvantageous c ompared t o w ired [81] and battery-based architectures [101]. This is particularly true for biomedical implants where human safety and convenience are involved and system autonomy is a requirement. In such applications, a highly efficient rectifier can reduce the total required power and consequently reduces the risk of potential tissue damage caused by overheating. Overheating may be the result of absorption of

RF pow er i n t issues s urrounding t he i mplanted de vice w hich i ncreases w ith t ransmission frequency and a mplitude. P assive R FID t ags a nd s ensor node s often us e i nductive l inks to wirelessly procure the r equired pow er. A part from technology l imits, s haring a c ommon r adio field f or da ta a nd po wer t ransmission makes t he i nductively pow ered s ystem s usceptible t o significant i nput a verage pow er v ariations due t o pos sible c hange i n ope rating di stance and orientation of t he pr imary coil w ith r espect t o the s econdary on e. A ny amplitude m odulation scheme in data transmission will also directly influence power transmission. T hese changes in input pow er a nd pr esence of a mplitude m odulation i nevitably l ead t o l arge fluctuations i n the input s ignal l evels w hich c an be de trimental t o t he functionality of s upply s ensitive a nalog circuits. In extreme cases, excessive drop in supply voltage could trigger a power-on-reset and interrupt normal functionality, and excessive supply voltage may subject the device to reliability issues.

Most of the energy transmission systems sources, including inductively-powered circuits and self-powered s ystems b ased on p ower s cavenging t echniques, employ alternating current (AC) sources to deliver power. This AC signal must be transformed into a DC supply using a rectifier to power electronic devices. An essential part of a power rectifier is its rectifying element, very often a di ode, which provides a uni directional path f or t he current f lowing from t he s ource toward t he l oad. In general, rectifiers m ay be fabricated us ing s olid-state di odes, t hyristors, vacuum tubes, mercury arc valves, and other components.

Power efficiency of the rectifier significantly affects the performance and characteristics of the power conversion chain. It is therefore crucial to use a high-efficiency rectifier in the frontend of the power conversion system. There is no recent comprehensive survey on the structure, performance, and applications of power rectifies. Authors in [153] presented some survey on the contributions to the field; however while emphasizing on high power rectifiers, they do not cover low-voltage a nd hi gh-efficiency pow er r ectifiers. A uthors ha ve r eported d ifferent r ectifiers structures and implementations for various applications, which will be addressed throughout this paper along with discussions on their operation, features (advantages and/or disadvantages), and applications.

The r ectifiers may u se d evices imp lemented b y s ilicon-on-isolator (SOI) [34,77,164], b y bipolar-metal o xide s emi-conductor (BiCMOS) [47], or b y m icro-electro-mechanical s ystems

(MEMS) [120] processes. These rectifiers are not covered as they are not supported by standard CMOS processes.

This chapter focuses on rectifiers used for power conversion, which excludes the so called precision rectifiers. This other class of rectifiers used for signal processing purposes is beyond the scope of this thesis.

### 2.2 Design and Implementation Challenges for Passive Rectifiers

In low power devices, it is imperative for the rectifier to be highly efficient when converting small a mplitude A C in put s ignals to D C s upply with min imum p ower d issipation. F or a n inductively coupled power conversion chain, a more efficient rectifier can deliver more output DC power from the same AC signal induced across the secondary coil. Thus, a power conversion chain e mbedding a more e fficient r ectifier m ay allow o peration with a s maller c oupling coefficient or a larger distance between the primary and secondary coils. Many design parameters such as input impedance matching network, size and type of main switches, operating frequency, output ripples, threshold voltage, load current and bulk biasing may affect the performance of an integrated rectifier in a power conversion chain. The rest of this section reviews the importance of these factors.

#### 2.2.1 Size of Main Switches

A rectifier circuit can be implemented u sing MOS s witches connected and u sed as diodes. These transistors have a certain threshold voltage, and they operate at up to some frequency. As for the size of MOS switches, larger *W/L* will result in lower impedance that may produce larger output v oltage and s horter s witching time. T his mainly results from the fact that larger W/L produces a larger saturation current and a smaller channel resistance. However, power efficiency does n ot n ecessarily i ncrease as the r everse c urrent within the s witches is al so i ncreased and parasitic c apacitances as sociated with t hem is also i ncremented. It was s hown t hat s ubstrate losses, which is omnipresent in bulk CMOS, has a simple dependency on the substrate parasitic resistance, and a quadratic dependency on substrate parasitic capacitance as well as on the RF signal vol tage and f requency [86]. Larger d evices with h igher p arasitic capacitances ar e al so shown to lower the output voltage of a charge pump based rectifier [108]. It is therefore required

that the size of di ode-connected MOS transistors be optimized to maximize power efficiency [33,108-109,173-174]. A uthors in [31] presented various issues and trade-offs that lead to the development of a pure CMOS rectifier.

#### 2.2.2 Operating Frequency

For inductively powered systems, where the data and power are transmitted simultaneously, the R F t ransmission f requency is p artly de termined b y t he required d ata t ransmission r ate. Therefore, t he transmission f requency s hould be high e nough t o a llow a 1 arge bandwidth f or duplex communication between transmitter and receiver. The data transmission rate also depends on data modulation and encoding techniques [3,59,165]. Implementing circuits operating at high frequencies i mplies a c omplex de sign w hich is g enerally m ore pow er hungry. In bi omedical implants how ever, pow er l osses due t o t issue a bsorption i ncrease w ith f requency resulting i n overheating t he s urrounding t issues. T he ope rating f requency is t hen bound b y t he m aximum electromagnetic radiation limits. Therefore there exists a clear trade-off in selecting the frequency of operation. Previous studies have shown that for carrier frequencies (>20 MHz) should be avoided to minimize tissue damage.

#### 2.2.3 Output Ripples

The output waveform of a rectifier typically shows ripples due to charging and discharging of the output capacitor. On the other hand, many analog circuits require a constant supply voltage to maintain their functionality and performance. Thus, it is often desirable to reduce the amount of output r ipples. T he m agnitude of t he r ectifier o utput r ipples c an be s ubstantially r educed b y increasing the source operating frequency, or by using larger output capacitances. Using a large output capacitor how ever i ncreases t he s ettling t ime of t he out put vol tage de grading i ts hi gh frequency performance [109].

#### 2.2.4 Threshold Voltage

The M OS t hreshold v oltage is a p rocess d ependent p arameter. It is a v oltage b arrier t hat hinders A C-to-DC conversion. It has profound impacts on r ectifier performance consisting of

diode-connected MOS diodes. First, the product of the threshold voltage by the diode forward current r epresents a pow er di ssipation t hat de grades r ectifier pow er c onversion e fficiency. Secondly, i t d ecreases the r ectifier average (DC) o utput voltage, i ncreasing t he r equired minimum a mplitude of the AC in put v oltage. T hird, with fixed s upply, a s mall in crement of threshold voltage demands a similar increase in input source voltage while keeping a negligible disturbance to its diode current, hence input resistance of the rectifier increases in proportional to threshold voltage. Similar to the transistor sizing problem, any increase in input resistance creates a current divider by shunting more current through input parasitic capacitance, hence subjecting the rectifier to further losses [31].

The threshold voltage of a MOS transistor is related to its size (*W*/L) and bulk biasing. These effects are captured in the so-called body-effect that can increase the effective transistor threshold and i ts ne gative imp act. This e ffect can b e a lleviated b y th e transistor configuration (use of pMOS transistors as main switches), and/or by increasing the aspect ratio of the MOS transistors, and/or by properly biasing the transistor bulks. However, trying to influence the threshold may be challenging as it may: 1) increase area; 2) cause latch-up hazards due to the lack of a well-defined supply vol tage a nd due t o t he p resence of m ultiple pa rasitic t ransistors; 3) d egrade hi gh frequency performance due to parasitics associated with large transistors and to the presence of extra well parasitic junction capacitances at the RF driving point [31].

Process f oundries o ffer s everal opt ions f or t he t hreshold vol tage of t ransistors. S ome advanced CMOS processes provide transistors with different (low, medium and high) threshold voltages. Intrinsic devices, sometimes referred to as native devices, are created by blocking the channel implantation process s teps to create a channel with very low doping, which generates devices with near zero threshold voltages (50-100 mV) [160]. In twin-well CMOS and silicon-on-insulator (SOI) processes, both pMOS and nMOS intrinsic devices can be fabricated, which is not the case for single-well processes.

Use of 1 ow- or m edium-threshold de vices [29,34,38,43-44,55-56,90,106,108-111,160-161,173-174,176-177] a ppears to be a promising solution to the problems associated with the threshold voltage of MOS transistors connected as diodes. However, using threshold voltage less than 100 mV is not recommended because all transistors can turn on simultaneously and lead to severe reverse leakage current [33].

In general, very low input a mplitudes fail to turn on di ode-connected MOS transistors and hence cannot generate a forward current to charge the storage capacitor. On the other hand, low-threshold transistors tend to induce high leakage currents that c an have significant de trimental effects. Therefore, for a rectifier implemented u sing native transistors, the power consumption can increase remarkably, especially at low input amplitudes, which deteriorates its performance. Many authors [38,111,160, 169,175] have reported such poor performance when low-threshold MOS transistors are used as diodes in the main path of the rectifiers. This effect can, in part, be countered by increasing the operating frequency or the value of the storage capacitor. However, when v ery h igh v alues of ei ther f requency or capacitance are n eeded, t his o ption b ecomes unfeasible [38]. The possibility of using Schottky devices, which offer a forward drop lower than regular diodes instead of low-threshold MOS devices, depends on their availability, their cost and the threshold voltage variations.

#### 2.2.5 Load Current

Low-current i ntegrated full-wave r ectifiers are u sed i n r emote s ensing [54] and radiofrequency identification (RFID) [114] applications. However, there are also applications, such as in biomedical implants target stimulation large number of sites, which require high current values [48-51]. Effective p ower d elivery for s uch applications typically r equires a n out put c urrent of around 20 m A. T his c urrent w hen combined with a m egahertz i nput s ource i nduces m ajor challenges in the design and implementation of a power conversion chain.

In order for the rectifier to source a large output current, large transistors should be used to minimize the conduction power loss. However, compared to a hundred-kHz input, a megahertz input signal can lead to higher losses in the rectifier associated with the leakage current due to more frequent improper switching of large-size power transistors. The design of s everal high-current wideband integrated rectifiers in CMOS and BiCMOS processes are presented in [52]. A variety of on -chip c onventional B JT br idge r ectifiers with di fferent topologies, f requency response, size, breakdown voltage, and current handling capabilities were tested.

#### 2.2.6 Bulk Biasing

In a r ectifier s tructure supplied b y a n i nductive l ink, M OS t ransistors s hare t he s ame substrate. Their sources are connected to the secondary coil. The terminals of this coil are subject to large variations in the source-bulk voltage. They go above the output voltage, and below the ground. T herefore, t he transistors t hat e xperience s uch l arge f luctuations m ay be s ubject t o significant substrate leakage currents leading to latch-up. This phenomenon c ould constrain the power efficiency of the circuit and compromise its reliability. It is crucial then to reduce this risk by preventing the vertical parasitic transistors from turning on. Therefore, the body potential of main pass M OS t ransistors should be precisely controlled. U se of fixed [54,119] or d ynamic [2,8,16-20,28-29,47-48,52,56,89,114,127,154,169] bi asing s chemes ha ve be en i ntroduced f or such pur pose. Authors have a lso m ade a dditional e fforts t o r educe t he r isk of l atch-up b y following s trict la yout guidelines. S ome o f these guidelines in clude a ttention to large c urrent handling capability, obs erving a m inimum di stance be tween l arge d evices, a nd i nsertions of guard rings around potential injectors. S eparating the wells of large transistors from the rest of circuit is also suggested in processes where deep n-wells are available [47,52,76].

The D ynamic Bulk S witching (DBS) te chnique is implemented u sing a n a uxiliary p air of transistors to s electively bias the bulk of the targeted transistors, as shown in F igure 2.1. The output of the circuits should be connected to the bulk of the targeted MOS transistor. Depending on the type of transistor, adequate nMOS or pMOS auxiliary pairs should be employed. For an nMOS transistor, for which the bulk should be connected to the lowest voltage in the circuit, the nMOS only circuit is used. The pMOS only circuit is used for dynamic bulk biasing of the pMOS transistor, f or which the bulk should be connected to be connected to be bulk biasing of the pMOS transistor, f or which the bulk should be connected to be bulk biasing of the pMOS transistor, f or which the bulk should be connected to be bulk biasing of the pMOS transistor, f or which the bulk should be connected to be bulk biasing of the pMOS transistor, f or which the bulk should be connected to be bulk biasing of the pMOS transistor, f or which the bulk should be connected to be bulk biasing of the pMOS transistor, f or which the bulk should be connected to be bulk biasing of the pMOS transistor, f or which the bulk should be connected to be bulk biasing bulk biasing of the pMOS transistor, f or which the bulk should be connected to be bulk bulk biasing of the pMOS transistor.



Figure 2.1. Dynamic bulk switching scheme: (a) for nMOS transistors, (b) for pMOS transistors.

for leakage current or latch-up. Another advantage of this configuration is the elimination of the body effect on the rectifying MOS transistors [76]. Although the DBS technique is reported to effectively reduce the substrate leakage current and body effect, however, it subjects the design to further pow er consumption which is a gainst the objectives for many designs. The DBS c ircuit does not properly work when the input amplitudes are below the threshold of the transistors, leading to a high impedance output. Lack of a proper bias voltage at the bulk during low input intervals can significantly increase leakage currents through the bulk.

## 2.3 Performance Metrics and Classification of Power Rectifiers

For a p ower r ectifier, t here ar e d ifferent p arameters s uch i ts power c onversion e fficiency (PCE), voltage conversion ratio (VCR), average (DC) output voltage, minimum input voltage and average l oad cu rrent w hich m ay b e ch aracterized. P CE i s d efined as t he r atio of t he p ower dissipated b y t he l oad compared t o t otal po wer c onsumed b y th e r ectifier c ircuitry. T his parameter is commonly used to compare different rectifier. The PCE of a rectifier is affected by its c ircuit topology, di ode-device parameters, amplitude and frequency of input RF signal, and output loading conditions. VCR is defined as the ratio of the average (DC) output voltage to the input peak amplitude. The minimum input voltage is the minimum voltage that could activate the rectifier. The maximum input voltage is determined by the maximum voltage that the devices can sustain. It may be associated with gate breakdown or a ctivation of reverse bi ased j unctions or parasitic devices. These maximum and m inimum voltages determine the dynamic r ange of t he rectifier. R ectifiers may have also been cat egorized by their load current handling capabilities. Authors have presented approximate formulas for the calculation of the output voltage, ripple voltage, and the RMS/peak values of the source current of different rectifier circuits.

Power r ectifiers ar e al so cl assified b ased on t he m ethod b y which t heir di odes are implemented. R ectifier c ircuits us ing passive c omponents, s uch a s di odes or di ode-connected MOS transistors are called passive r ectifiers. A ctive r ectifiers are those in which the diode is implemented using active elements that typically consist of MOS switches, comparators and their peripheral circuitry. Recently, some passive-active rectifiers with multi-stage configuration have been i ntroduced. T hese c onfigurations c ombine s tages of di fferent c lasses ( either act ive o r passive).

#### **2.3.1 Diode Implementations**

Depending on t he features a nd characteristics of t he process i n us e, di odes c ould be implemented i n di fferent w ays. In the processes w here i ntegrating di odes a long with ot her components is not possible, e ither di screte (off-chip) or h ybrid di ode bridge [6,15,59,107] a re used. This a pproach i ncreases the number of off-chip components and the size of the system. Implementing an on-chip rectifier with CMOS technology offers several advantages. Integrated rectifiers a) can be fast enough to operate in the MHz range due to the elimination of off-chip interconnect and parasitic components, b) are compatible with other circuitry that can be realized using IC fabrication processes, c) are miniaturized, and d) can be manufactured at low cost. Many authors pr oposed d ifferent m ethods t o i mplement di odes i n s tandard C MOS pr ocesses a s discussed in the sequel.

#### 2.3.1.1 P-N Junction Diode

In the standard CMOS processes floating power diodes are not available. Instead, inefficient parasitic diodes formed at different P-N junctions are mainly used [82]. Forward biasing some of the said diodes can result in forward biasing of the parasitic BJTs with significant power loss and potential r isk of la tch-up. T o a lleviate t his c onstrain, s ome de signs m ake us e of B iCMOS or discrete di odes. The j unction di odes s haring d iffusion r egions a lso s uffer from l ow r everse breakdown vol tage d ue t o hi gh l evel of dopi ng i n di ffusion r egions. Ignoring t he l eakage currents, di ode l osses a re m ainly due t o r esistive l osses w hen c urrent f lows t hrough t hem. Therefore, in order to r ealize a high efficiency r ectifier, diodes with s mall turn-on vol tage are necessary. The t ypical forward-bias vol tage t hreshold of a P -N di ode (typically 500 -600 m V) significantly d egrades the P CE of pow er c onversion c hains op erating at lo w v oltages. Nevertheless, simple P-N junctions are usually avoided in CMOS technologies because of above mentioned challenges.

#### 2.3.1.2 Schottky Diode

Owing to their low series resistance and small forward bias voltage drop, large saturation current, and small junction capacitance, S ilicon-Titanium S chottky (STS) di odes a rewidely employed in rectifier. They were cited as allowing to reduce substrate losses, to shorten settling

time, and to enhance conversion efficiency [86,108]. The effective turn-on voltage of a Schottky diode is lower than that of a regular P-N junction (200-300 mV). However, these diodes are often unavailable in standard CMOS technologies due to the extra manufacturing steps required and higher co sts. T hey al so s uffer from l arge t emperature dependencies [92-93,108-109,174] and high reverse currents [158].

#### 2.3.1.3 Diode-Connected MOS

In integrated c ircuits, i mplemented w ith s tandard C MOS processes, di odes a re-commonly replaced w ith di-ode-connected M OS t-ransistors. T hese di-odes, c-ompared t-o-t heir B JT counterparts, exhibit less substrate leakage currents [144]. They could be easily integrated with standard C MOS processes w hich m ake t hem m ore popul ar and c ost e ffective t han B iCMOS. However, due to short connection between their gate and drain terminals, all MOS transistors mainly work in saturation region, which implies high power consumption. While the voltage drop in P -N j unction di odes f ollows a l ogarithmic t rend, i n di ode-connected M OS t ransistors, t he voltage drop changes with a square root behavior.

The voltage drop across a diode-connected MOS depends on the threshold voltage, and the overdrive voltage n eeded for the current flow. MOS threshold voltage strongly depends on the process used and operating temperature. Typical value is 500-800 mV and it is comparable with the forward-bias voltage of a P-N junction diode [127]. By selecting MOS transistors of given sizes in the diode-connected arrangement, an inevitable trade-off between parasitic capacitance, substrate leakage and on-state resistance results in some compromise between operating speed, power efficiency, and load current handling ability of the rectifier [178].

The substrate leakage is not significant in MOS diodes except when the reverse diode voltage is close to the gate o xide or junction breakdown voltages [47]. However, these di odes are not suited for high frequency applications as they have a wide depletion region [91]. Authors in [78] conducted comparative s tudies o ver v arious r ectifier s tructures ev aluating t heir as sociated parasitics, I-V curves, leakage current and output voltage. They compared P-N junction diodes, Schottky di odes, di ode-connected nM OSs, bod y-controlled di ode-connected pM OSs, pM OS diode-connected transistor with its source and body connected together ( $V_{SB}$ =0), and high voltage nMOSs.

nMOS transistors connected as diodes may be preferred over their pMOS counterparts due to their higher  $g_m$  resulting in higher current handling. However, the body-effect further increases the threshold voltage of nMOS transistors during their operation. A uthors in [99] proposed an alternative m ethod t o r educe this effect us ing a n a dditional di ode-connected pMOS transistor with a source body connection in parallel with the nMOS transistor. T he output power of this rectifier is reported to be improved.

#### 2.3.2 Conventional Topologies for Passive Rectifiers

#### 2.3.2.1 Half-Wave Topology

A half-wave rectifier permits half of input AC signal, either the positive or the negative cycle, to pass toward the output node, while the other half is blocked. The conduction phase depends on the polarity of the rectification element. In many recent biomedical implant designs, the rectifier block uses a half-wave topology implemented using substrate or off-chip diodes [15,85,117,156-157,168]. When implemented using nMOS transistors, a half-wave rectifier is subject to increase in the threshold voltage of the diode due to its body effect.

Depending on the application, some other topologies are introduced for half-wave rectifiers, which I ead t o s ignificant i mprovements i n po wer efficiency. For example, a uthors i n [ 168] suggested using a dual diode based topology for the rectifier in a biphasic stimulation application to g enerate du al s upply voltages. Here, onl y on e of the stimulators is a ctive a t a ny t ime and therefore, onl y ha If of t he t otal pow er i s w asted. T his t ype of s cheduling r educes s ome unnecessary power consumption that would be induced i n s hunt regulators I ocated r ight after each di ode. Therefore pow er c onsumption c an be opt imized b y c hanging the a rrangement of rectifiers de pending on the I oad r equirements. It is shown that for the same I oad pow er, the equivalent r esistance i n d ual-diode t opology i s one f ourth of t he s ingle di ode c ase and t he equivalent AC load current is twice larger. This approach is reported to significantly reduce the power dissipated in the regulator in a single diode based topology. However, the improvement in the overall power efficiency has been obtained at the price of an extra diode and capacitor. It is noted that the proposed design exhibits less voltage conversion ratio compared to its conventional single diode rectifier.



Figure 2.2. Circuit diagram for a full-wave rectifier: (a) bridge, (b) center-tapped.

Nevertheless, since half-wave rectifiers are used every half of input cycle, they are not the most power efficient and their PCE and VCR is limited by the voltage drop across the diodes.

#### 2.3.2.2 Full-Wave Bridge Topology

A full-wave rectifier converts whole input waveform to a fixed polarity (positive or negative) at its output. For a center tapped transformer (Figure 2.2b), two back-to-back diodes form a full-wave rectifier. Here, during each half cycle, one of the diodes will be forward biased, and the input vol tage will be de livered to the load. In a circuit with a non-center tapped transformer (Figure 2.2a), four diodes are required. This arrangement is called a diode bridge rectifier. In the bridge topology, when the input amplitude is higher than the output voltage, a diode conducts to deliver pow er t o the load and a nother di ode p rovides a r eturn path t o gr ound. The bridge structure, when compared to a conventional half-wave topology, be nefits from a higher pow er efficiency, smaller output ripples, and higher reverse b reakdown voltage. It can also provide a larger a verage (DC) out put vol tage than its half-wave counterpart [1,83]. F ull-wave topology however suffers from having forward-bias voltage drop of two cascaded diodes in each signal cycle. This causes considerable losses in AC-to-DC conversion when the input voltage is small).

Authors in [27] and [54] have built a bridge rectifier using nMOS diode-connected transistors with a p-well CMOS process (Figure 2.3). The former design is reported to properly work up to 50 M Hz s ource frequency while providing large (2 m A) load c urrent. The bulk of the M OS transistors for both designs are connected to the rectifier output. This bulk biasing subjects some drain/source to p-well diodes to be intermittently forward biased in the operation of the rectifier, and therefore, the obvious latch-up hazard and leakages into substrate is reported.



Figure 2.3. Circuit diagram for a full-wave nMOS-based bridge rectifier.

To solve the problem associated with the bulk biasing of the diode-tied MOS transistors, a full-wave rectifier circuit using pMOS transistors is introduced in [124]. Here, the bulks of MOS transistors are dynamically biased to higher available voltages in the circuit. The rectifier was reported to be successfully tested with sources of up to 350 MHz frequency.

The full-wave bridge topology ho wever suffers from the forward-bias voltage drop of two diodes in each signal cycle. This causes an inherent voltage drop at the output of the rectifier which will degrade PCE and VCR especially in low-voltage applications.

#### 2.3.3 Advanced Passive Bridge Rectifiers

As we saw in the previous section, conventional integrated topologies use two pairs of MOS transistors, connected as diodes, to implement a bridge rectifier. In such structure, for each input source cycle and depending to its polarity, a pair of diodes turns on in series with the input RF signal. A popular circuit topology for bridge rectifier employs the use of one or two pairs of diodes in a gate cross-coupled configuration. D epending on t her epresentation of gate cross-coupling s cheme, t hese r ectifiers are categorized in different groups. A uthors in [178] ha ve studied different bridge and gate cross-coupled structures.

#### 2.3.3.1 Partially Gate Cross-Coupled Topology

In a partially gate cross-coupled rectifier (PGCCR) topology, two diodes of the conventional bridge rectifier are replaced by two gate cross-coupled MOS transistors (Figure 2.4). Here, the



Figure 2.4. Circuit diagram for a gate cross-coupled rectifier.

positive feedback from the cross-coupled nMOS pair ensures that the positive side of the input AC signal will be connected to the load, while the negative side will be connected to ground. The cross-coupled transistors are directly driven by the input presenting a higher voltage swing at the input. Using the cross-coupled configuration the voltage drop across the cross-coupled MOS pair depends on the flowing current level, and if it is sufficient and the transistors are properly sized, this drop voltage can be lower than the threshold voltage.

Authors have suggested different versions of this topology using all pMOS [126,136,144], and c omplementary a rrangements w ith c ross-coupled nM OS [ 2,8,47-48,53,60-61,114,154] switches. It is however r eported in [ 121] that C MOS r ectifier circuits can r educe p arasitic capacitance at the input node compared to nMOS and pMOS only r ectifier circuits leading to lower leakage. However, the GCCR topology suffers from at least one threshold voltage drop across the diode-connected MOS transistors.

The overdrive voltage of pMOS in the bridge topology is much lower than nMOS in the gate cross-coupled topology. Moreover, nMOS devices have higher electron mobility than the pMOS counterparts. With these reasons, the gate cross-coupled circuit is smaller in size, has a lower turn-on voltage and a smaller voltage drop over the standard bridge structure. However, due to operation of 1 ower nM OS s witches i n t he l inear r egion, t he nM OS c ross-coupled t opology experiences higher switching losses, which become significant at high frequencies. Nevertheless,

the bridge topology is better suited for high voltage and low current applications while the PGCC structure is useful in low voltage and high current applications [178].

On the other hand, s ince the source node s of all r ectifying M OS transistors in P GCCR structure are connected to the input terminals, it is crucial to protect this circuit against substrate leakage and p ossible l atch-up. T his can be a chieved by p reventing the vertical p arasitic P -N junctions from turning on. T herefore, the body p otential of cross-coupled transistors should be dynamically controlled. Authors in [2,47-48,52-53] s uggested t o a pply the D BS t echnique t o reduce leakage through substrate and eliminate the body effect.

The authors in [48,52,8,53] have suggested an enhanced version of the PGCCR employing diodes placed in parallel with diode-connected transistors to improve the return current form the load to the source. The diodes were implemented using parasitic diodes available in the targeted process.

#### 2.3.3.2 Fully Gate Cross-Coupled Topology

The problem associated with threshold voltage of a ny di ode-connected MOS transistors in PGCCR is overcome with the use of a fully gate cross-coupled rectifier architecture (FGCCR), where each pair of MOS switches in the bridge-like topology is cross-connected. Various authors have c alled t his a rrangement t he d ifferential d rive r ectifier [92-93,143], the s elf-driven synchronous rectifier [111], and the differential bridge rectifier [43-44,46].

In FGCCR topology, as shown in F igure 2.5, all of M OS transistors act as switches and consequently the circuit is no longer constrained by the voltage drop across the diode-connected MOS transistors, but only by the drain-to-source vol tage drop of switches. The de sign a lso benefits from the highest available swing at the switches to provide lowest channel resistance. Therefore, the FGCCR topology can deliver significantly higher output voltages compared to the PGCCR topology. F urthermore, for v ery low i nput pow er levels the a dopted F GCCR c ircuit maintains superior power efficiency compared to the PGCCR. It is important to note that the RF input amplitude should be greater than the threshold voltage of MOS transistors to activate the rectifier.



Figure 2.5. Circuit diagram for a fully gate cross-coupled rectifier in [43].

However, there exists a significant period of time in every cycle, where the output node potential is higher than that of the input node. When this happens, the cross-coupled pairs cannot be turned off completely, thereby causing charge leakage from store-charge capacitor back to the input s ource. In a ddition, the r ectifier c ircuit d oes not have a stable supply vol tage that c an guarantee the highest potential in the system. Therefore, if pMOS body terminals are tied to a fixed potential, the source-body (or drain-body) di odes of pMOS transistors may be forward-biased. Authors in [89,160] have thoroughly investigated such reverse currents.

To suppress this leakage current while retaining the low turn-on levels, the circuit topology



Figure 2.6. Circuit diagram for a fully gate cross-coupled rectifier in [160].

has been modified by the addition of four more low-threshold transistors, as shown in Figure 2.6 [160]. However, as the additional transistors are inserted along the main current path, they should be of the same size as the main switches. This implies doubling the number of main transistors which leads to doubling the conduction and switching losses and the area consumption. As the main switches conduct, the auxiliary switches form diode-connected transistors, which result in a voltage dr op e qual t o their threshold vol tage. This vol tage dr op is a dded t o t he dr ain-source voltage of the main switches and increases the voltage drop at the output, even higher than the conventional FGCCR structure.

Authors in [116] presented a comparison between different rectifier topologies including a diode bridge, partially and fully gate cross-coupled rectifiers and a voltage doubler in terms of power e fficiencies a nd vol tage conversion r atios f or di fferent i nput a mplitude a nd l oad conditions.

#### 2.3.3.3 Charge-Pump Based Rectifiers

A charge-pump, a lso c alled a vol tage multiplier, c onverts s ome r eceived A C or D C i nput voltage to a stable D C output vol tage. D epending on t he t ype of i nput, c harge pumps c an b e classified as AC-to-DC or DC-to-DC converters. A typical AC-to-DC charge pump circuits used in p ower h arvesting s ystems and R FID c ircuits consist of multiple r ectifier c ells in a s tacked configuration. Here, packets of charge are transferred through clocked switches from the source towards t he out put s torage capacitor. T he out put pow ers of t his f amily of r ectifiers a re of ten limited due to constraints on the quantity of charges that can be transferred per unit of time, and on the size of the storage capacitor [173-174].

Single stage rectifiers based on the Villard charge-pump that is composed of a capacitor and diode combination was suggested for various applications in [40,83,163,177]. This structure has



Figure 2.7. Schematic of a Greinacher charge pump.



Figure 2.8. Schematic of a N-stage charge pump rectifier.

very p oor r ipple ch aracteristics. G reinacher ch arge-pump (Figure 2.7) works b y f ollowing a Villard c ell s tage with a p eak (envelope) d etector s tage. The ripple for this structure is much reduced.

However, when the input amplitudes are low, a single rectifier stage does not usually produce an output voltage that is sufficiently high. In that case, a number of charge-pump stages can be cascaded in a rectifier topology to increase the output voltage (Figure 2.8). Here, the AC or RF inputs are fed in parallel into every stage through pump c apacitors and the outputs add up i n series, to produce the final output voltage [7,39,86,108-109,173,]. However, since the inputs of individual stages appear in parallel, the equivalent input impedance is divided by the number of stages. On the other hand, the number of stages should be kept to a minimum to avoid excessive leakage through the parasitic junctions and capacitors [40]. Hence, a suitable trade-off between the output voltage level and the overall power efficiency of the charge pump must be made when determining the number of stages.

Some ch arge-pump r ectifiers us e S chottky di odes [ 12,86]. R eference [ 86] pr esents a n example of some optimizations made on the number of stages, the size of diodes, and the size of coupling capacitors.

There are rectifier circuits consisting of charge-pump stages that make use of low-threshold MOS t ransistors a s s witches [ 34,38,90,106,109,170,173-174]. M any charge pum p de signs [28,42,99,121-122,169,175] ha ve be en s uggested w here the t hreshold vol tage of t he m ain switches ar e compensated u sing  $V_{Th}$  cancellation t echniques. D etailed di scussions a bout t his family of rectifiers will be presented in the next section.

The frequency response of a rectifier is typically a bandpass. The low-frequency cutoff occurs when the impedance of the pump capacitor becomes comparable to that of the load and the high-frequency cutoff is determined by the impedance of the package and by the input capacitance [111] of the rectifier. Authors in [38,40,163-164,176] have reported rectifiers operating in the gigahertz frequency range.

The power efficiency of a rectifier also depends on t he amplitude of the input R F signal. Larger v oltage amplitudes often enhance t he p ower efficiency of r ectifiers. H owever, w hen exceeding a certain input amplitude, the power efficiency of the rectifier may decrease due to the increase in leakage currents [7]. There is also a tradeoff between the output current and PCE of charge-pump ba sed r ectifiers. F urthermore, based on t he d erived e quation f or t he transconductance of a MOS switch, there is an optimal size (W/L) for transistor based rectifiers that produces maximum PCE. Size of switches may also affect the output voltage and the settling time of a rectifier [173-174].

Power efficiency can be improved by a careful selection of the number of charge-pump stages and the size of switches and capacitors [33,86,177]. The voltage drop a cross the charge pump switches is determined by the drain current, reverse bias leakage current, parasitic components, and body-effect of the transistors [33].

Charge-pump based structures generally suffer from large output ripples. This makes them incompatible with applications where a stable output voltage is required unless a regulator stage is used [173-174].

For a rectifier implemented using nMOS switches subject to high input amplitudes, the bodyeffect may not be neglected as it significantly reduces the output voltage and power efficiency. For t hose applications, s ource-body c onnected pM OS t ransistors w ith s ome t hreshold cancellation techniques may be used [108-109]. Authors in [78] have studied six different charge pump structures: diode connected nMOS, high voltage nMOS, body controlled diode-connected pMOS, P-N junction, Schottky diode, and pMOS di ode-connected transistor with a source to bod y connection. T hey compared t hem i n terms of associated parasitics, I-V characteristics, leakage currents, and output voltages.

A common problem associated with voltage multiplier based rectifiers is that they provide current to the output node only during the positive half-cycle of the input (charge transfer phase). During the n egative half-cycle (clamping phase), the parallel di ode h elps pre-discharging the clamping capacitors to ground. This phe nomenon r educes the overall P CE of t hese t ypes of rectifiers [137].

There are also several other charge-pump based topologies such as switch-only [64,96,137], bias-flip [137-138] and resonance [22,64,110,141,159] for passive rectifiers developed for special applications, S ome of t hese t opologies s ignificantly i mprove t he pow er e fficiency. They are typically constrained by large inductors in the 10's  $\mu$ H range to be efficient. Such inductors are of course not implementable in standard CMOS processes.

## 2.4 Rectifiers with Threshold Cancellation Techniques

The MOS threshold voltage,  $V_{Th}$ , is defined as the gate voltage for which an inversion layer forms at the interface between the oxide layer and the substrate of the MOS transistor. It is then a process d ependent p arameter w hich de pends on t he c hoice o f ox ide and i ts t hickness. T he threshold voltage of a transistor can be minimized by eliminating the body effect. To minimize this effect, the *W/L* ratio of the transistor must be increased as much as possible.

The rectifier must be highly sensitive to maintain its performance with low input amplitudes. For a rectifier implemented using high threshold voltages, the MOS transistors do not fully turn on with low input amplitudes. This leads to a high rectifier output resistance and a low output voltage [111]. The PCE of a rectifier circuit is mainly determined by the effective on-resistance of t he MOS s witches. The lower t he threshold vol tage of t he MOS transistor, t he lower i ts effective on-resistance b ecomes with the s ame i nput o verdrive. Therefore, the large PCE and average (DC) output voltage are obtained if the threshold voltage can be minimized. On the other hand, when the threshold voltage of a MOS is too small, reverse leakage currents from the load cannot be ignored. If some noticeable reverse current exists, it results in direct energy loss since charges flowing in a reverse direction are simply wasted. In addition, forward current must be increased s o as t o compensate t he r everse cu rrent. A s a r esult, ex cessive r eduction in t he threshold voltage spoils the advantage obtained by the reduction in the on-resistance and causes severe decrease in PCE. Thus, an optimal threshold voltage exists for which PCE of the rectifier is maximized. This threshold voltage is found to be in the range of 100-300mV [92-93,111,128].

Several standard CMOS processes offer so-called native transistors that have low threshold voltages [90]. Native transistors can be us ed to realize low-threshold de signs, how ever these devices are subject to significant leakage due to their high channel doping. Moreover, their effective channel resistance for a weak input signal is still significantly high [16]. Thus, low-threshold devices are generally not very good candidates to be used as switches in the main path of the rectifier.

Therefore, it is essential to come up with design techniques at the circuit and system levels that can increase the voltage available for rectification or reduce the effective threshold voltage of the main switches. Various circuit techniques are available to alleviate the impact of high  $V_{Th}$  in standard CMOS processes.

#### 2.4.1 Rectifiers Based on the Floating-Gate Technique

This technique was suggested to reduce the threshold voltage of MOS transistors by injecting charges into the floating gate (FG) of the transistor [23,100,111]. This can be done by applying a high voltage to the gate of the transistor to create a tunneling effect to trap the electrons in the oxide. The trapped charges act as a gate-source bias to reduce the effective threshold voltage of the transistor. The programmed charge is trapped for years on the completely insulated floating gate ( about 0 .1% l eakage in 10 years @ 100 C°) [ 100,128-129]. The F G de vices r equire a programming and erasing procedure, either by Fowler-Nordheim (F-N) tunneling, or hot electron injection supplied by a high amplitude sinusoidal signal source [100]. These devices are less area efficient compared to standard CMOS devices and they present a larger input capacitance [111].

For a floating-gate M OS d evice, t he as sociated p rogramming and er asing v oltage v aries depending on t he required t hreshold a djustment s peed and t he allowable da mage t o t he gate

oxide. The required programming voltages are reported to be as low as 6 V for large transistor sizes [128-129]. Therefore, depending on the technology in use, on-chip reprogramming may be possible at high input voltages. However, on-chip programming/erasing requires very large drain-source connected transistors. Furthermore, whether an on-chip programming and control circuit leads to a higher overall power efficiency needs to be investigated further.

Authors in [111] and [128-129] applied the FG technique to adjust the threshold of the MOS switches in partial- and full-gate-cross-coupled topologies. They have used single-poly standard CMOS processes f or the f abrication o f M OS s witches. The f irst d esign presented in [111] reported voltages as low as 6.2V for programming and erasing the floating gates. It also measured no decrease in the output voltage at frequencies up to 13.56 M Hz. The latter design reported in [128-129] uses cascaded FGCCR stages to increase the output DC voltage. In this topology, the first stage is directly connected to input alternative source and succeeding stages are capacitively coupled t o i nput s ource, a llowing t he out put DC vol tage t o build up a t the out put s torage capacitor.

Authors in [100] have us ed FG MOS transistors to implement a multi-stage charge pump based rectifier operating at 916 MHz which can rectify input voltages as low as 50 mV. The high voltage range achieved at low load current makes it ideal for passively powered sensor networks. The d esign i s cap able of s imultaneous pr ogramming of a ll F G node s us ing bot h t he F -N tunneling and hot-electron injection techniques. The output power of this circuit is reported to be significantly higher than other designs.

Floating-gate b ased r ectifiers g enerally t radeoff l ower t ransistor t hreshold vol tage w ith increased device size and input capacitance. The programming process is slow and it can impact circuit reliability [42,111]. Moreover, the performance of the rectifier circuit may degrade with charges leaking from the floating gate over time and with temperature variations [16,100]. This is particularly true for deep sub-micron technologies where oxide layers are very thin and do not provide hi gh i solation. During f abrication, t he residual c harges t rapped i n t he f loating gate (antenna e ffect) m ay also af fect t he t hreshold voltage of t he r ectifier circuit. T herefore, t he floating gate must be programmed off-chip at least once to account for these unknown residual charges [16,100].
# 2.4.2 Static V<sub>Th</sub> Cancellation Techniques

In this scheme, a static DC voltage is generated in an idle phase of the circuit to be used as a constant bias voltage to eliminate or reduce the effect of threshold voltage of MOS devices in the working phase. The fixed voltage source can be included either between the drain and gate of the diode-connected t ransistors [28,94,121,143] or the bulk and s ource [103]. The static vol tage source may be supplied by an internal or external source.

#### 2.4.2.1 External V<sub>Th</sub> Cancellation Technique

Using capacitors between drain and gate terminals of the MOS transistors to alleviate the  $V_{Th}$  was originally introduced in [84] in the form of a varactor.

A h igh-sensitivity rectifier f or s emi-passive R FID t ags w as s uggested in [161-162]. T he rectifier includes a b ias voltage connected b etween the gate and the s ource t erminals of e ach nMOS transistor in a conventional V illard configuration. The voltage s ource for this c ircuit is supplied by an external pre-charged capacitor. The unit cell of the rectifier using the external  $V_{Th}$  cancellation (EVC) technique is shown in Figure 2.9. U sing this scheme, the effective threshold voltage of each nMOS s witch is decreased by the applied voltage ( $V_{bth}$ ), allowing the rectifier output voltage to increase. The proposed rectifier is reported to be especially efficient at 1 ow input powers.

The scheme is however constrained by power consumptions of the internal circuit. For this configuration, it is measured that the rectification current increases with the bias voltage up to



Figure 2.9. Circuit diagram for an external  $V_{Th}$  cancellation technique in [161].

certain value. Beyond this voltage level, the rectified current rapidly decreases due to significant leakage dur ing t he o ff-state o f th e r ectifier. The s cheme is n ot s uitable f or mu lti-stage configurations w here e ach s tacked t ransistor operates w ith a di fferent pot ential. I n s uch structures, i ndividual vol tage s ources s hould be s upplied w hich f urther c omplicates t he implementation of the distribution circuitry.

#### 2.4.2.2 Internal V<sub>Th</sub> Cancellation Technique

Authors in [121-122] have studied the major factors contributing to power losses within a rectifier. They conclude that improving P CE r equires that the input parasitic cap acitance and threshold voltages associated with the MOS diodes are minimized. This is due to the fact that input parasitic capacitances form a leakage path for the incoming signal, and that the  $V_{Th}$  reduces the output DC voltage. In the same reference, they also present a technique, called the internal  $V_{Th}$  cancellation (IVC) technique, where an internally generated bias voltage is a pplied on the gate of MOS s witches in the r ectifier circuit. The IVC technique r emoves the effect of ex tra parasitics at the input terminals which are associated with the  $V_{Th}$  cancellation transistors. Figure 2.10 shows the circuit diagram for a half-wave rectifier using the IVC technique. Here, transistors  $M_p$  and  $M_n$  selectively decouple the parasitic cap acitances of the IVC circuit from the input terminals. The gate-drain bias not only lowers the voltage drop across the MOS switches, but also shortens the turn-on time of the pMOS transistor, which I eads to i mprovements in the high frequency pe rformance of the r ectifier [178]. The use of I arge bi as r esistors ( $R_b$ ) forces the leakage currents of all diodes in this configuration to be negligible. This technique is able to also compensate for the impact of process and temperature variations in  $V_{Th}$ , if transistors  $M_{pb}$ - $M_p$  and



Figure 2.10. Circuit diagram for an internal  $V_{Th}$  cancellation technique in [121].

 $M_{nb}$ - $M_n$  are m atched. T he proposed r ectifier is r eported t o a chieve almost t wice t he p ower efficiency of the EVC structure for large input power conditions. However, it suffers from poor PCE for small input power conditions [94].

Use of large bias resistors (few  $\mathbf{M}$ ) implies a large die area and a decrease in the input power when the bias voltage drops rapidly [169]. Nevertheless, this technique is found to be less effective in reducing the threshold voltage, compared to the EVC technique [98].

Authors in [175] i ntroduced a two s tage r ectifier based on the IVC technique, where a matching n etwork is inserted. As a result, high power efficiency even at low power levels is achieved. Authors in [178] suggested a rectifier with PGCCR structure that achieved both high speed and high current handling capabilities. In this rectifier, by connecting gate and drain of the diode-connected pMOS transistors with a  $V_{Th}$  auto-generation circuit, the  $R_{ON}$  of the switches is decreased, and the switching time is reduced.

A r ectifier c ircuit i s pr oposed i n [169], w hich us es a m odified m ulti-stage charge-pump structure. A Self-bias (internal) feedback and the threshold cancellation technique are combined to reduce the voltage drop, increase the PCE, and reduce the effect of process variations. The diode-connected MOS transistors in a conventional rectifier are replaced by a new structure as shown in Figure 2.11. The structure includes transistors responsible for charge transfer  $(M_i)$ , two auxiliary switches  $(M_{1-2})$  to update the body voltage of  $M_i$  (DBS circuit), and a diode-connected pMOS  $(M_{pi})$  to provide the bias voltage.  $C_P$  is used to filter the high frequency components and conserve charges to generate  $V_{Bias}$ . The multi-stage charge-pump also uses bias and switch blocks to generate the required bias voltages for odd and even stages. It is reported that using this architecture and properly adjusting the circuit, the threshold voltage is effectively eliminated, and an output voltage 2.5 times higher than the conventional charge-pump topology is obtained. The circuit does not need any extra power supply. However, it is also reported that the performance of the circuit is affected by the load, input magnitude, process and temperature variations. The bias voltage d etermines the opening time of c harge-transfer t ransistor and h as a great effect of t he output voltage and power efficiency. Therefore, it should also be optimized according to the input power and the output load. The performance of the rectifier is significantly load dependent.



**Figure 2.11.** Circuit diagram for an internal  $V_{Th}$  cancellation technique in [169].

Based on t he above design, a UHF (860-960 MHz) band multi-stage charge-pump rectifier for s emi-passive R FID applications i s i ntroduced i n [28], w here e ach s tage us es t hreshold cancellation a nd D BS t echniques s imultaneously. T he rectifier i ncludes a 1 ow pow er s tartup circuit which controls the system power supply by detecting the input power level. Bias voltage is applied using diode-connected transistors. The rectifier operates such that the main pass device turns on only if the input amplitude is greater than the output voltage. The generated bias voltage is us ed t o c ompensate t he t hreshold vol tage o f t he main s witch. T he c ircuit, how ever, i s constrained by the complex biasing distribution circuitry which is also power hungry. Similar to previous de signs, t he va lue of vol tage dr op a cross t he main pass t ransistors s hould be s et carefully to prevent any reverse leakage current. In optimizing the value of such voltage dr op, process and temperature variations should be taken into account.

Authors in [42] i ntroduced a multi-stage full-wave r ectifier for R FID a pplications with a complementary architecture. The proposed c onverter replaces the di ode-connected t ransistors with transistors o perating in the triode r egion. Therefore, the out put vol tage is nol onger constrained by the threshold voltage of MOS transistors, but the drain-to-source voltage across the channel which is significantly smaller. Capacitors are used between the gate and drain of the switches to overcome their threshold voltage, and DBS technique is also used to actively bias the bulk of le vel s hifting transistors. D espite e xtensive c are in s izing the charge transfer MOS

switches a nd t he a pplication of t he D BS t echniques, t he de sign i s r eported t o s uffer fro m significant reverse leakage currents. Moreover, using complementary structures for positive and negative input cycles makes the circuit more complex.

Authors in [10] proposed a passive CMOS rectifier, called the driven-gate scheme, for RFID tags with improved sensitivity compared to the conventional diode rectifier. The design is similar to a F GCCR s tructure with a D C v oltage s ource connected i n s eries with the gate of t he transistors to control their effective threshold voltage. It also uses a simple auxiliary driver, which drives the gates of the rectifier transistors with the same amplitude as the input with an adjusted DC level. The design benefits from a self-sufficient biasing scheme which is internally powered except at start-up. In this circuit, the on-resistance of the transistors is decreased by increasing the gate-source voltage of the switches. The power efficiency profile of the driven-gate rectifier is similar to that of a conventional FGCCR cell, except that its high efficiency region has shifted towards the lower input amplitudes. The value of this shift is proportional to the bias voltages applied by the biasing circuit. Despite its advantages, this rectifier suffers from reverse leakage current, extra power consumption by the large biasing circuitry, and larger die area.

#### 2.4.2.3 Self-V<sub>Th</sub>-Cancellation Technique

Authors in [94] have presented a self- $V_{Th}$ -cancellation (SVC) scheme, based on the ULPD configuration for UHF RFID applications. This configuration is similar to a diode-connected CMOS rectifier (Villard), except that the gate-source vol tages of the nM OS and pM OS transistors a re bi ased us ing the output D C vol tage and ground, r espectively. This connection boosts gate-source vol tages of the nM OS and pM OS transistors as much as possible. In other words, threshold voltages of the MOS transistors are decreased by the value of the output DC voltage. Figure 2.12b shows the circuit diagram of the conventional SVC-based rectifier.

Compared to the EVC and the IVC schemes, the SVC scheme is much simpler and requires no a dditional pow er. In a ddition, t he S VC s cheme c an a chieve t he be st  $V_{Th}$  cancellation efficiency at lower DC output voltage conditions. However, since gate bias voltage is directly supplied by the output DC voltage, PCE decreases under conditions of large DC output voltage. This is due to the increase in leakage currents resulting from reducing the effective threshold voltage of MOS s witches. Therefore, PCE of the S VC-based rectifier first improves with a ny



**Figure 2.12.** Circuit diagram for a Villard rectifier: (a) conventional diodeconnected MOS, (b) ULPD-connected MOS in [94].

increase of the input power, and then decreases with further increases, reaching a maximum in between. Nevertheless, the PCE for a conventional di ode-connected n MOS V illard r ectifier is reported to be superior to the SVC-based CMOS rectifier when operating from very low input powers. This is be cause under extremely s mall input pow er c onditions, the SVC m echanism cannot work well and the rectifier operates just like a conventional CMOS rectifier.

# 2.4.3 Differential V<sub>Th</sub> Cancellation Technique

In a di ode-connected M OS with  $V_{Th}$  cancellation, ex cess g ate b ias v oltage r esults i n t he effective  $V_{Th}$  to be very small. In this condition, reverse leakage current cannot be avoided. It is therefore not possible to achieve a small on-resistance and a small reverse leakage current using a static  $V_{Th}$  cancellation scheme [92].

Authors i n [92-93] i ntroduced a multi-stage s tructure called t he d ifferential-drive C MOS rectifier which uses the FGCCR structure in each stage. Figure 2.13 illustrates the circuit diagram of the r ectifier c ell. U sing a d ifferential drive scheme in this to pology, a d ynamic gate b ias mechanism is realized. The author claims to be able to automatically minimize the effective  $V_{Th}$  of di ode-connected M OS t ransistors i n a f orward bi as c ondition, a nd t hat t his c ircuit automatically i ncrease t he  $V_{Th}$  in a r everse bi as c ondition us ing a c ross-coupled differential circuit c onfiguration. T his de sign i s r eported t o ha ve a hi gher out put vol tage compared t o a single-stage topology, however its power efficiency is lower.



Figure 2.13. Circuit diagram for a rectifier cell using differential  $V_{Th}$  cancellation technique [92].

#### 2.4.4 Bulk-Drive Technique

The threshold voltage of a MOS transistor is also a function of the bulk-source voltage ( $V_{BS}$ ) as a result of the body effect. This voltage is normally greater than zero therefore increases the threshold voltage. To reduce the threshold voltage as much as possible,  $V_{BS}$  should be as high as possible.

The impact of bulk-driving technique was studied in [25]. It was found that this technique permits the implementation of analog circuits at supply voltages as low as the MOS threshold voltage plus approximately 200mV. It was also shown that this technique is constrained by its input capacitance and the noise.

Authors in [103] have suggested using a constant current forced out of the bulk terminal of the MOS transistor, called the current-driven bulk technique, to lower its threshold voltage. It is reported t hat t he d rain-bulk c apacitance w hich in itially s ubjects these c ircuits to p oor h igh-frequency performance can be compensated by u sing additional circuitry. Using this technique, the possible voltage overstress, excessive power consumption, and noise coupling associated with a c harge pum p are avoided. T he gain and i nput i mpedance reduction due t o hi gher i nput capacitance associated with a bulk-driven technique are also prevented. This real time technique does not require special processing and calibration steps, however, implementing this technique requires additional circuitry to implement the current source and burns more power.

# 2.4.5 Bootstrapped Capacitor Technique

This t echnique is widely used in s witched-capacitor (SC) c ircuits. It involves using the charges stored in a capacitor to reduce the effective threshold voltage of a MOS switch. This technique is well adapted in CMOS integrated circuits design, where implementing capacitors are feasible. A uthors in [79-80] proposed the use of an nMOS gate cross-coupled bridge r ectifier structure where the bootstrapping capacitors are connected to the gate of the main pass switches. Under the s ame l oad and s ource c onditions, the proposed r ectifier c an a chieve hi gher pow er efficiency and higher output voltage, compared to the conventional gate cross-coupled rectifier structure. However, the design suffers from charge sharing between the bootstrapping capacitor and the gate parasitic capacitor of the main pass switches. As a result, the power efficiency of the rectifier is degraded.

Authors in [118] pr esented a dual f requency band (UHF/HF) r ectifier. It us es a br idge structure w ith a g ate cr oss-coupled pa ir a long w ith boot strapped s witches. A s a r esult, t he minimum i nput pe ak voltage c an b e r educed t o a s low a s 0.7V. However, t he c ircuit has a complex structure and needs additional circuitry for start-up.

Authors in [99] have presented a low-frequency rectifier based on a voltage-doubler structure and the bootstrapping technique, as shown in Figure 2.14. Here, the effective threshold voltage of the m ain s witches i s r eplaced b y t he di fference of t wo t hreshold vol tages. T his r esults i n improving the power efficiency and increasing the output voltage level. However, this structure requires large off-chip capacitors in the  $\mu$ F range and generates load currents in  $\mu$ A range.

# 2.5 Analysis and Modeling of Passive Rectifiers

Rectifiers are nonlinear circuits with a complex startup process and a nonlinear behavior in the steady state, which is difficult to an alyze. However, in early calculations an approximate linear model was used to analyze them for simplicity. In that simple model, the source resistance was neglected and the fall in output voltage due to the load was attributed to the finite reservoir capacitance. Authors in [145] considered the source resistance for thermionic rectifiers. Authors in [26] a lso t ook i nto a ccount the source r esistance and the finite reservoir capacitance. They were able to produce accurate results for output voltage, ripple content, and the peak and RMS



**Figure 2.14.** Circuit d iagram f or a V illard ch arge-pump b ased rectifier using the bootstrapping capacitor technique [99].

values of t he s ource cu rrent. T hey as sumed a constant s ource r esistance and a constant l oad current for their analysis. In [65], the capacitor series resistance was also taken into account.

Therefore, analytical formulae h ave b een d erived f or t he common h alf-wave and b ridge rectifier configurations, which enable us to evaluate the effect of their key parameters such as the source voltage and resistance, rectifier voltage drop, load impedance, and load current.

The Dickson equation a ppears most often in the published literature even though it is not enough. Authors in [174] considered MOS transistor sizes for a charge pump structure with ideal switches in their analysis. In this work, transistor currents were assumed to be equal to the DC loading current. In f act, t ransistor c urrents consist of pul ses [ 88], a nd [ 174] g ives a n overestimation of the output voltage. In [39], an analysis of the P–N-junction diode rectifier was presented us ing s pecial f unctions a nd a n a nalytic e xpression w as de rived, but the effect of transistor s izing w as not c onsidered. In [ 33], a numerical time-domain analysis based on the MOS diode DC I-V characteristics is given. Calculations were found to be well-matched with the results e xtracted from s imulations a nd me asurements. H owever, little d esign in sight c ould b e gained from this numerical solution, and no design procedure was suggested. Authors used Ritz-Galerkin theory to develop a nonlinear analysis for the rectifier which incorporates the effect of nonlinear forward voltage drop across the rectifier. This theory was first applied to predict the AC to DC c onversion for single-diode rectifiers [66], and was later expanded to multi-stage rectifiers [39]. However, major design tradeoffs, such as number of diodes and their sizing and coupling capacitors are not apparent as the Dickson equation.

Authors in [13-14] analyzed the input impedance, input capacitance, and output resistance for diode voltage doubler and multi-stage rectifiers. Tradeoffs between device sizes and number of stages are presented with emphasis on low cost impedance matching.

Recently, an analytical expression of the DC output voltage of multistage UHF band rectifiers with a ppropriate a pproximations and incorporating the effect of the nonlinear forward voltage drop in diodes is derived [177]. It primarily concentrates on analysis of multistage rectifiers with diodes a sr ectifying de vices and t akes i nto a ccount non -ideal i ssues a ssociated with di ode-connected CMOS devices such as: conduction angle, leakage current, body effect, and transistor sizes. H owever, this w ork does not c onsider the impact of impedance matching be tween the antenna and the rectifier circuit, which is very important in achieving a high PCE in the whole chain.

In [34,39,86], t he i nter-dependency of t he i nput ne twork a nd t he A C-to-DC c onversion equation are ignored. A complete model for multi-stage rectifiers is presented in [86] and a AC to DC conversion equation was derived. It also separates the fixed losses from the losses that scale with t he num ber of r ectification s tages. T he d erived equation i ncludes i mportant e ffects of nonlinear forward voltage drop in diodes, and impedance matching between the antenna and the multi-stage rectifier.

In [177], a design strategy and power efficiency optimization method using diode-connected MOS transistors with very low threshold voltage is presented. The analysis takes into account the conduction angle, leakage current, and body effect in degrading the output voltage. Appropriate approximations a llow a nalytical e xpressions f or t he out put vol tage, po wer c onsumption, a nd efficiency t o be de rived. A uthors i n [88], ha ve di scussed t he charge r edistribution l oss of capacitors and its impact on the PCE of a charge-pump based design and have clearly defined the average output voltage.

Authors in [147-148] have presented an analysis method to determine the performance of any switched-capacitor p ower co nverter u sing eas ily-determined ch arge m ultiplier v ectors. They considered t he m ost c ommonly us ed converter t opologies f or t heir effectiveness i n ut ilizing capacitors and s witches. It co vers t he l adder, C ockcroft-Walton mu ltiplier, Fibonacci, s eries-parallel, and doubler architectures for the rectifier. They noted that based on the performance of the investigated topologies in terms of slow-switching limit (SSL) and fast switching limit (FSL), some converters use capacitors efficiently and others use switches efficiently, but none of them are efficient in both. It was also reported that for converters designed using a cap acitor-limited process, a series-parallel topology would work best, while switch-limited designs should us e a topology s uch a s t he Cockcroft-Walton m ultiplier or t he l adder t opology. T he exponential converters, such as the Fibonacci and Doubler topologies exhibit mediocre performance.

# 2.6 Active (Synchronous) Power Rectifiers

Unlike pa ssive rectifiers, a ctive (synchronous) r ectifiers us e a ctive devices i neluding switches, c omparators, and pos sibly f eedback t o c ontrol t he c onduction i n t he f orward p ath without a significant voltage drop and power loss. Figure 2.15 s hows a typical structure for an active rectifier.

When the input voltage to the rectifier is higher than its output voltage, the comparator output goes to the positive supply rail and turns on the main switch to allow the charging of the output load. Conversely, when the input voltage of the synchronous rectifier is lower than the output



Figure 2.15. Block diagram of typical active (synchronous) rectifier.

voltage, the comparator output goes low, the switch is turned off and the forward conduction path is disconnected. Generally, active rectifiers are considerably more efficient compared to passive rectifiers in terms of output voltage and power efficiency [21,97,104,130] for low and medium operating f requencies. Medium t o hi gh out put c urrents are v ery s uitable f or a ctive r ectifier because the current consumption of the comparator can then be almost neglected compared to the output c urrent. However, i mplementing hi gh e fficiency comparators o perating a t ve ry hi gh operating f requencies, which i s t he cas e f or m any w irelessly p owered d evices w orking at Industrial, S cientific and M edical (ISM) band, i s c hallenging. Bias generation for the i nternal circuitry is not trivial either since there is no DC supply at start-up. Active rectifiers mainly use regular M OS t ransistors as their m ain s witch a s t hey o ffer a l inear ch aracteristic f or p assing current, and a low voltage drop resulting in lower power loss.

#### **2.6.1** Active Diode Concept

Active r ectifiers rely on a ctive d iodes as their main building block to a chieve high performance. The active diode works nearly as an ideal diode with almost zero reverse current and ne gligible vol tage drop (typically a bout 2 0 m V) inforward operation. However, this advantage comes at the cost of static power losses as sociated with its quiescent current. If this power is excessive, it can outweigh its benefits in reducing the diode voltage drop. An active diode typically consists of a MOS switch and a control circuit to determine its conduction angle. The core of the controlling scheme is always a comparator. p MOS transistors are used as the main switch for active rectification as they do not require an additional start-up circuit.

The concept replacing conventional diodes with active diodes can be extended to all passive rectifier s tructures. T his in cludes the classical bridge and the partially- and fully-gate cross-coupled s tructures. A ctive di odes a re also r eported t o b e us ed i n c harge-pump b ased architectures.

#### 2.6.2 Main Challenges in Design of Active Rectifiers

Active rectifiers are constrained by the switching losses due to parasitics associated with the main pass s witches and the comparator power consumption. S witches are often implemented using very large transistors to a chieve low conduction losses ( $R_{ON}$ ) and de liver high out put

currents. Large parasitic capacitors are then inevitable, leading to losses along the main path that increase with the operating frequency of the circuit. The switching losses may even dominate conduction losses in the main pass switch. Moreover, large MOS switches are also subject to significant leakage currents through the substrate. Large parasitic and gate capacitances of the main s witch a ffect the slew rate of the comparator making it less responsive to varying input signals. Thus, to obtain the best performance at a given operating frequency, the rectifier size and the comparator drive capability should be scaled appropriately.

Comparators u sed w ithin the a ctive r ectifier c ircuit a re s ubject to a n in trinsic d elay. T his parameter makes it difficult to instantly switch the state of main pass switches. During such time intervals, r everse l eakage c urrent m ay f low, r esulting i n pow er deficiency. Increasing t he comparators speed comes at the cost of increased power consumption which harms the overall PCE. Output ripples are determined by the gain of the comparator, the value of the load capacitor, and the carrier frequency. These parameters s et another bound ary in performance optimization for the active rectifiers.

The power supply voltage of the comparator directly affects its performance. Increasing the supply voltage of the comparator reduces the on-resistance of the controlled MOS switch, and increases s lew r ate w hile al so i ncreasing t hel osses t hrough i ts c ircuitry. S ome active architectures use the voltage stored in the output capacitor to supply the comparators. In this case, any c hange in the input a mplitude and l oad c onditions, may c ause changes in the comparator performance and affect the overall PCE.

The maximum input frequency of the active rectifier is limited by the characteristics of the comparator used within its structure. The speed of the comparator is a function of its quiescent current, which depends on the supply voltage. As a result, the design of the comparator is the most critical part in designing an efficient active rectifier. Generally, a fast comparator with low power consumption is selected, and other characteristics such as unity-gain bandwidth, open loop gain, slew rate, and static power consumption are adapted to the application.

The number of comparators used in the rectifier structure also affects the performance of the rectifier. Various designs with different number of comparators have been introduced which will be presented in the following sections. As a result of the above challenges, active rectifiers are

mainly implemented for relatively low frequency applications with minimum input amplitude of 1.5 V [128-129].

#### 2.6.3 Active Rectifiers with Conventional Topology

Authors in [29] suggested using two active diodes with very low forward voltage drop to replace the pMOS transistors in the PGCCR structures presented in [47,144]. As a result, the dropout voltage is reduced compared to a conventional bridge rectifier and the overall power efficiency and out put voltage is increased. N evertheless, two diode-connected transistors still exist in the main path of the rectifier, limiting the performance improvement. This circuit is also constrained at start-up when there is no voltage to turn on the main switches. Moreover, increased internal losses at high output voltage and load currents will make the power efficiency sensitive to the input amplitude levels.

Motivated by previous work, [56] suggested using two symmetrical parts, same as in [29], with the exception of a dditional nM OS transistors to provide a conduction path to ground. Auxiliary transistors are inserted to control the bulk voltage of the main pass transistors (DBS). The rectifier, compared to previous structures, presents higher PCE and VCR, and maintains its performance over load and carrier frequency variations. However, it produces relatively high ripples due to longer turn-off time.

An al ternative d esign proposed i n [97] w here t he di ode-connected M OS t ransistors of conventional PGCCR topology are replaced with active diodes (Figure 2.16). Each active diode is r ealized b y a n nMOS transistor c ontrolled b y a 4-input c omparator. T hese c omparators a re designed to be self-powered and biased by the unsteady and distorted voltages appearing at the input source terminals. The supply voltage is provided by charging a small capacitor through a diode-connected M OS t ransistor (auxiliary path) w hich i mproves t he r ectifier p erformance at startup. A f eedback s cheme, i ntroducing an ar bitrary o ffset cu rrent t o t he comparator is al so suggested. The offset current helps in effectively reducing the delay of the comparator which in turn r esults in s ignificant d ecrease in the a mount of r everse l eakage c urrent. A s a r esult, t he design exhibits smaller ripples, less dropout voltage, higher DC output voltage, and higher PCE compared to a conventional PGCCR structure. The minimum input voltage is as low as the sum of the drain-source voltage of nMOS and pMOS transistors in their linear region. The total drop-



Figure 2.16. Circuit diagram for active rectifier in [97].

out vol tage of the r ectifier is e qual to the sum of the threshold vol tage of nM OS and pM OS transistors (almost 1.5 V). However, the power consumption of the proposed design is very high (260  $\mu$ W) even for a working frequency of 1 MHz.

Since t he c omparators do not us e a n e xternal s upply and t hey are c onnected t o nM OS transistors, a nd considering the v ariations in the in put a mplitude o ver time, there a re time intervals in which, the main pass nMOS switches cannot be turned on completely leading to a significant reverse leakage current. To s olve t he pr oblem, a s emi-active r ectifier w ith c ross-coupled c omparators i s i ntroduced i n [89]. T he c ross-coupled comparator s tructure he lps procuring a larger input voltage swing compared to the former design. This topology was used for a multi-stage rectifier.

Authors in [104], proposed an active diode which utilizes a MOS switch, fast comparators, and a conduction angle regulating circuit (one-shot). The conduction angle regulator can generate pulses with varying widths corresponding to given load and source conditions. The design uses passive diodes located in an auxiliary path to generate enough voltage for startup, when there is no power supply for the comparators. Figure 2.17 shows the structure of the active diode with its automatic angle control. The voltage comparator detects if the on-chip diode is starting to become forward bi ased to trigger the pulse width regulator, which closes a switch in parallel with the diode. The contribution of the new path in the load current dominates the diode path due to its



Figure 2.17. Circuit diagram for active rectifier in [104].

very low channel resistance. The proposed active diode was then used to replace the conventional diodes in charge-pump and bridge configurations. In the later configuration, 4 c omparators are needed. The rectifier likely needs to employ a complex pulse width regulation circuit. This is due to the fact that pulse length depends on the voltage difference between the input and the output and it must be carefully changed a ccordingly. The proposed topology, when us ed in a bridge structure, also r equires f our additional 10 $\Omega$ kresistors in the power stage to tac kle t he synchronization problem which makes its implementation area consuming.

Another active rectifier for three-phase micro generators is suggested in [135]. It is arranged based on a multi-phase bridge structure where the conventional diodes are replaced with active ones. The rectifier requires 6 c omparators, two for each phase, which are supplied by the output voltage. An additional circuit is also used to provide power at startup. The operating frequency of the rectifier is reported to be in 10-100 kHz range.

Authors in [60-61] introduced a new synchronous rectifier using the PGCCR structure. It uses an integrated p eak s election circuitry which s elects the p eak v oltage generated from a multielectrode transducer. This d ual in put r ectifier c onsists of two C MOS c ontrolled r ectifiers with their outputs connected together. In this design, the gates of main MOS switches are effectively controlled b y t he vol tage at t heir s ources. T herefore, t he ph ase r elationship be tween i nput terminals c an be arbitrary. This i s unlike the c onventional gate cr oss-coupled r ectifier w here input terminal voltages must be equal in amplitude and in opposite in phase. For low operating frequencies and a wide range of load conditions, the proposed rectifier has a substantially higher power a nd vol tage c onversion e fficiencies compared t o t he conventional P GCCR t opology. However, its power efficiency is degraded with very low and very high load resistances and its output ripples are larger.

Authors in [149-150] proposed an active rectifier to harvest energy from an electromagnetic shaker. It uses a bridge topology with three comparators. The lower two transistors of the bridge are gated complementarily by a hysteretic comparator. The upper transistors of the bridge run independently and are controlled by comparators continuously sampling the voltage across each of the switches. Comparators are powered by an internal battery specially at start up. The rectifier was tested in the 100-1000 Hz range and it delivers a peak power efficiency of 88% at an input amplitude of 2.7V.

Authors in [62-63] suggested an efficiency-enhanced CMOS rectifier for the transcutaneous power t ransmission i n hi gh-current bi omedical a pplications. T he de sign us es t he P GCCR structure, w here p MOS s witches ar e cross-coupled a nd nM OS t ransistors a re c ontrolled b y comparators (Figure 2. 18). T he c omparators are i mplemented us ing a n unba lanced-biasing scheme, resulting in the nM OS s witches to be turned of f earlier, c ompared t o t hat in t ypical active designs. Although the shorter conducting time can increase the input current of the rectifier and lead to an increased dropout voltage, the increase in the input current is offset by decrease in the leakage current of the rectifier. The proposed rectifier is self-supplied and can source a large



Figure 2.18. Circuit diagram for active rectifier in [63].

output current (up to 20 mA). It operates with low input amplitudes (1.2 V) and achieves very high vol tage c onversion r atios and po wer e fficiencies. However, the s tructure requires l arge resistors t o r ealize unba lanced bi asing f or the comparators, which their implementation t akes significant d ie a rea. These r esistors s hould b e accurately l aid o ut, as their r atio af fects t he performance of the comparators. This structure requires special attention in layout and subjects the performance of the design to process variations. Moreover, the lowest input amplitude that the rectifier can process is determined by its output voltage, making its performance dependent on load conditions. The rectifier has a relatively long settling time which limits the range of input frequencies to a few MHz.

#### 2.6.4 Active Rectifiers with a Charge-Pump Structure

Active r ectifiers h ave a lso u sed charge-pump structures e specially f or R FID, biomedical stimulation and e nergy harvesting s ystems. The use of s uch s tructures helps t o improve their startup performance by detecting lower amplitude sources. Authors in [80,152] introduced a half-wave active rectifier which employs a pMOS transistor as the main switch along with a switched capacitor voltage doubler. They also presented a synchronous full-wave rectifier which benefits from two conduction paths, including nMOS transistors controlled by active rectifiers. When the input voltage to the rectifier is higher than the output voltage, the upper active diode is activated, and when it goes negative, the lower dual circuit provides a conduction path between the input and ground. T wo comparators, operating in sub-threshold region, with telescopic configuration are used which consume less static power. Each of the comparators requires a s eparate power supply of 2.5 V which is supplied by external sources.

Authors in [113] modified the rectifier in [99] by inserting an auxiliary diode-connected MOS in parallel with the main switch. The design uses the output voltage directly as the power supply for the active elements. Figure 2.19 depicts the circuit diagram for the proposed rectifier. During startup, the auxiliary diode-connected MOS transistor,  $M_3$ , provides charge transfer to the output. As the voltage rises, the active rectifier begins to operate with low performance. The active diode performance gradually improves with charging output voltage. A trigger circuit with hysteresis (not shown in the figure) is used to turn on the active part of the system once there enough energy is collected at the output. This circuit controls the conduction of a series MOS transistor placed



Figure 2.19. Circuit diagram for the active rectifier in [113].

between the input and out put. In or der to obt ain the de sired s witching threshold vol tage, the dimensions of the circuit elements for the trigger circuit should be carefully selected.

In many rectifier designs, similar to the above, active power is provided by charges stored in the output capacitor. This capacitor is normally charged through an auxiliary path, in parallel with the active di odes, to provide pow er at circuit startup. Passive di odes or di ode-connected MOS transistors a rewidely us ed to implement such a uxiliary paths. However, under certain conditions, the voltage across the storing capacitor is not enough to drive the MOS transistors in the comparator circuit. Moreover, the comparator performance may strongly affected by the process characteristics such as threshold voltage, offset voltage, and mismatch which could cause oscillation and/or waste of charges. To reduce these effects, authors have used the comparators with hysteresis transfer characteristics [16-20,35].

There are other active topologies other than conventional and charge-pump based rectifiers, mainly adapted for specific processes and applications and/or operating frequencies, and/or input source characteristics. For instance, DC-to-DC converter with adaptive dead-time control [112], dual-mode back telemetry using multiplexers [8,16,53], rectifiers with a predictive front-end [87], pulsed resonant [123,171-172] and rectifiers with a pair of comparators using a capacitive voltage divider to create phase-lead in the input of comparators [16-19].

Many applications, including biomedical stimulators [24,115,125] require high voltages. This voltage i s pr eferably o btained f rom t he i nput di rectly after r ectification w ithout us ing a ny additional DC-to-DC converters. To fulfill the high voltage requirements, IC processes with high

voltage capabilities are often required [119]. Two-chip (hybrid) solution with one high voltage IC for s timulation a nd on e l ow vol tage IC f or ot her c ircuit f unctions i s a lso s uggested [115]. However, this solution may increase the complexity in assembling the implantable device and increase its form factor. While IC processes with both high and low voltage options can be used, the choices for such processes are limited and the performance may be compromised compared to advanced CMOS processes. Therefore, it will be advantageous if the high voltage circuits can be implemented using conventional CMOS processes.

In [102], a hi gh-voltage vol tage doubl er employing a conventional P GCCR s tructure i s introduced, where MOS transistors are controlled by active circuitry. High voltage operation is achieved by s tacking a number of pM OS and nMOS transistors with their s ource and dr ain terminals connected in series. Diodes are implemented using n-well/p-substrate junctions which has a large breakdown voltage. The proposed technique allows the integration of a high-voltage rectifier w ith o ther lo w v oltage c ircuits in a conventional C MOS pr ocess. T his t opology, combined with the use of deep n-well layer available in the advanced standard CMOS processes, serve f or min imizing r isk o f p otential la tch-up. N evertheless, t he m inimum i nput vol tage i s constrained by the threshold vol tage of a di ode and multiple drain-source vol tage drops of the main and stacked transistors.

# 2.7 Active-Passive Power Rectifier Structures

There are rectifier topologies based on the multi-stage architecture where active and passive stages ar e u sed. A uthors i n [ 105,127,130-133] ha ve i ntroduced an ul tra-low-voltage hi ghly efficient integrated r ectifier with only on e threshold vol tage drop for micro e nergy harvesters (Figure 2.20). The ability to convert nearly the entire voltage applied at the input to the output is the main advantage of this circuit. The proposed rectifier consists of two stages. The first stage is completely passive and is used to convert the negative half waves of the input sinusoidal wave into positive ones with nearly no vol tage drop. This conversion is done with only four standard CMOS t ransistors, w here no s ignificant c urrent c onsumption e xcept f or ne gligible l eakages exists. In contrast to MOS diodes, no t hreshold voltage drop of the two MOS switches. An active diode s econd stage is inserted to control the current direction by blocking the reverse c urrent



Figure 2.20. Circuit diagram for the active-passive rectifier in [133].

flow. It is implemented using a single multi-stage comparator consisting of a bias circuit and a bulk-input and out put stage controlling a regular MOS switch. The biasing voltage is created using a common beta-multiplier bias circuit with start-up which is nearly independent form the supply voltage. The bulk-input comparator has very low power consumption and is well suited for low-voltage applications. The design employs low-threshold MOS transistors in the passive stage, and a dynamically bulk biased MOS transistor in the active stage. In the bulk-input stage, the bulk of MOS device is used as the input terminal while bias is provided at its gate. In order to ensure proper startup of the active diode over all process and temperature corners, an additional bypass pMOS diode (auxiliary path), is used in parallel. This bypass diode conducts only during circuit s tartup t o ch arge the storage cap acitor a nd r emains in a h igh i mpedance s tate i n o ther times. The active diode works nearly as an ideal diode, with current flowing in only one direction with nearly no voltage drop. However, this structure suffers from some current consumption.

It is reported that the maximum output power of the rectifier is 10 times larger than passive solutions and its voltage and power efficiencies are over 90% for operating frequency around 5 kHz. It also exhibits efficient rectification for very low input voltages down to 350mV [131-133].

Using a similar concept, a full-wave integrated rectifier was introduced in [105], where a simple low-voltage active di ode is developed. The comparator us es a n unba lanced t ransistor

scale, which makes the rectifier work with small input voltages. The bulk of the main pass switch is d ynamically b iased to avoid l atch-up and to reduce the bod y-effect a ssociated with it. This results in reduction of the dropout voltage across the active diode and the power consumption. The rectifier is reported to exhibits a peak in PCE and VCR of 87% and 93% at a very low minimum input voltage of 0.7V. The design is tested for operating frequencies between 100 kHz and 1.5 MHz.

Authors in [7,56,61,63,105,131] t abulated t he major performance e lements for d ifferent active and passive rectifier structures.

Conventional passive rectifiers, depending on their topology, are constrained by voltage drop across di ode. However, they a re c apable of sourcing significant load current in m A range operating at very high frequencies with relatively low ripples. They do not need to power supply and do not consume static power. Charge pump passive rectifiers can generate high out put voltages out of weak input amplitudes due to their stacked architectures. However, their PCE is deteriated with further increase in the number of stages and they fail to handle large load currents. Active rectifiers are the merit of choice for low and medium operating frequencies. They often need supply for their internal circuitry. U se of threshold conacellation technique significantly improves the PCE of passive rectifier i fex cessive care i spaid i spaid to control the reverse leakage current thought the main path switches. They are well-adapted with CMOS processes and can provide significant load charges operating in ISM band.

To summarize, conventional passive rectifiers, depending on their topology, are constrained by voltage drop across one or more diode. However, they are capable of sourcing significant load current in the mA range operating at very high frequencies with relatively low ripples. They do not ne ed s eparate pow er s upplies a nd do not consume s tatic pow er. Charge pum p pa ssive rectifiers can generate high output voltages out of weak input amplitudes due to their stacked architectures. However, their PCE is deteriorated with further increase in the number of stages, and they f ail t o h andle large load cu rrents. A ctive r ectifiers a re often preferred for low a nd medium operating frequencies. They usually need an external supply for their operation. Use of threshold cancellation techniques significantly improves the PCE of passive rectifiers if extensive care is paid to control the reverse leakage current through the main path switches. They are welladapted with CMOS processes and can provide significant load charges operating in ISM band.

# Chapter 3 : A NOVEL LOW-DROP CMOS ACTIVE RECTIFIER

As explained in the previous chapters, the partially gate cross-coupled full-wave passive rectifiers use positive feedback to improve the conductance of cross-coupled MOS switches. However, they were constrained with the threshold voltage of diode-connected MOS transistors. This significantly impacts their overall power efficiency and reduces their output voltage.

It was a loo d iscussed that a ctive r ectifiers with r elatively c omplex c ircuitry c an b e more efficient than their passive counterparts using low-loss MOS switches controlled by comparators to implement active diodes. However, it is found that the switching losses in the main pass MOS switches out weigh t heir a dvantages i f ope rating a t hi gh f requencies. Q uiescent c urrent of comparators and the delay associated with them are also considered for further power deficiency. Furthermore, active rectifiers of ten ne ed t o pr ovide s upply voltages t o the c omparators which limits their application and increases their circuit complexity.

This chapter concerns the design and implementation of a new full-wave rectifier that uses active circuitry to control the conduction angle of low-loss MOS switches. The simple structure of the control scheme along with the use of a partially gate cross-coupled structure effectively reduces the losses and significantly improves the performance of the proposed active rectifier, accordingly. U se o f i nherent ch aracteristics o f MOS t ransistors as comparators i n p lace o f explicit comparators in conventional active structures is an advantage of the proposed rectifier. Thus, all main pass transistors behave as switches that offer very low voltage drops when used to perform AC to DC conversion. The proposed structure is self-supplied and therefore, no ot her supply m echanism is necessary. The qui escent c urrent of c omparators is a lso a voided e ven though there are some negligible leakage currents through the channel and junctions of MOS devices. Dynamic bulk biasing techniques are applied to the bulk of main pass devices to reduce their le akages in to the s ubstrate. Using the TSMC 0.18 µm C MOS s tandard p rocess, t he consistency of the schematics- and post-layout-simulation results of the proposed active rectifier are demonstrated. Experimental results are also presented and they show good agreement with simulations. This work was published in Elsevier Microelectronics Journal and is reproduced as follows.

# A NOVEL LOW-DROP CMOS ACTIVE RECTIFIER FOR RF-POWERED DEVICES: EXPERIMENTAL RESULTS

Saeid Hashemi, Mohamad Sawan, Yvon Savaria Polystim Neurotechnologies Laboratory Electrical Engineering Department Ecole Polytechnique de Montreal, Montreal, Canada

**Abstract** -We present, in this paper, a new full-wave rectifier topology. It uses MOS transistors as low-loss switches to achieve a significant increase in overall power efficiency and reduced voltage drop. The design does neither require an internal power source nor an auxiliary signal path for power delivery at startup. The highest voltages available in the circuit are used to drive the gates of selected transistors to reduce the leakages and to lower their channel on-resistance, while having high transconductance. The proposed rectifier was characterized with the SpectreS simulator under the Cadence environment and then fabricated using the standard TSMC 0.18  $\mu$ m CMOS process. The proposed full-wave rectifier is particularly relevant for wirelessly powered applications, such as implantable microelectronic devices (IMD), wireless sensors, and radio frequency identification (RFID) tags. When connected to a sinusoidal source of 3.3 VAC nominal amplitude, it allows improving the power efficiency by 10% and the average output voltage by 16% when compared to other published results.

*Keywords* - CMOS, F ull-wave r ectifier, P ower efficiency, S mart m edical d evices, R adio frequency identification (RFID), Wireless power transfer

# **3.1 Introduction**

Many classes of electronic d evices ar e subject to s tringent size constraints. A mong them, smart implantable medical devices, low-cost passive radio frequency identification (RFID) tags and wireless s ensors have at tracted attention of m any researchers [1-5]. In m any applications from t hese classes, a n i nternal pow er s ource s uch a s a n e mbedded ba ttery – in a ny form (disposable or rechargeable) – cannot be accommodated. This may be due to their low-energy

density, their limited lifetime, related hazards to human safety or degradation of their comfort. Powering s uch d evices pos es s ignificant i mplementation c hallenges. M oreover, d espite remarkable efforts dedicated to developing power scavenging techniques to harvest power either from e nvironment or hu man bod y, these techniques are not yet c onsidered as a reliable an d feasible power source [6–9]. Nowadays, inductive RF links are a preferred solution to power up the c onsidered class of de vices. T ypically, the s ame l ink i s us ed bot h f or pow er and da ta transmission [1–3]. Here, the lifetime of the system is no longer limited by the insufficient energy density of batteries. On the medical side, the infection risk is strongly reduced when there is no wire going t hrough t he s kin. It is a lso o f i nterest t hat t here i s no kn own ne gative a spects associated with t elemetric ex posure at m oderate f requencies (< 2.0 M Hz) [5]. H owever, t his method of power transmission suffers from poor electromagnetic coupling, which results in a low power efficiency. M oreover, t he v alue of t he received pow er in t he application i s s trongly affected by the distance and the relative orientation and displacement of the remote transmitter with respect to the implantable transponder.

# **3.2 Power Conversion Chain**

Figure 3.1 shows a typical block diagram of a power conversion chain (PCC) for biomedical implantable de vices (sensors a nd s timulators) [10]. The externally generated R F s ignal is captured by the secondary coil. This coil, combined with an integrated capacitor, form a parallel resonant t ank, where t he as sociated el ectromagnetic p ower i nduces v oltage w aveforms. T he following wideband rectifier, along with the voltage regulator, converts these waveforms, which are typically sinusoidal, to a DC supply voltage. This supply is used to power up the core as well as output stages (signal processing and stimuli generation) circuitries located downstream. The



Figure 3.1. Block diagram of a typical PCC.

core of the stimulator, which is responsible for biasing, testing and various control structures is often implemented using digital circuitry. It is therefore powered from a nominal supply voltage for the given technology. However, as some functional electrical stimulation applications require voltages higher than those available by the digital core, a multistage voltage multiplier may be needed to boost the output voltage to the desirable levels.

#### **3.2.1 Rectifier Implementation**

Diodes or diode-connected MOS transistors are commonly used to implement rectifiers. Fullwave bridge structures are often used as they offer higher power efficiency, smaller output ripples and greater reverse breakdown voltage compared with their counterpart, the half-wave rectifiers. However, they are both constrained by the inherent di ode/transistor forward-bias voltage drop (0.4–0.6 V). Such threshold voltage results in a significant power loss within the rectifier, which affects the overall power efficiency and decreases the delivered voltage to the following modules. This n egative imp act b ecomes in creasingly s ignificant in the d esign of lo w-voltage pow er supplies, which is the case for new sub-micron CMOS technologies.

It is important to mention that a more efficient rectifier can deliver a given amount of power for a 1 esser vol tage i nduced a cross the s econdary coil. Thus, for a certain PCC, it r equires a smaller coupling coefficient and allows for a greater relative distance between the coils.

On the other hand, S chottky diodes with a low forward drop (0.3 V) are possible but their implementation is expensive, due t o t he extra f abrication s teps t hey imply as t hey are not available in standard CMOS processes [11].

# 3.2.2 CMOS Bridge Rectifiers

A conventional full-wave bridge rectifier along with a cap acitor (Figure 3.2) converts both polarities of the input signal to DC.

The arrangement requires four diodes, where a pair of diodes is responsible for rectification in each signal cycle. When the input voltage is higher than the output on e, a diode conducts to deliver power to the load and the other regulates the current path from the load to the ground. Although the structure, when compared to a half-wave bridge, be nefits from a higher power



**Figure 3.2.** Schematic of a full-wave bridge rectifier: (a) diode implementation, (b) MOS diode-connected implementation.

efficiency, smaller output ripples and higher reverse breakdown voltage, it suffers from having voltage drop of two cascaded diodes in each signal cycle.

In integrated circuits implemented with standard CMOS processes, the diodes are commonly replaced with diode-connected MOS transistors. A variety of conventional full-wave integrated rectifiers is ad dressed in [12] and their characteristics in terms of topology, size, br eakdown voltage and current handling capabilities were reported. Here, the structures are still affected by the threshold voltage ( $V_{Th}$ ) and instantaneous voltage drop a cross the transistor-based s witches (due to their channel resistances), which degrades the overall power efficiency and reduces the output voltage. This drawback also makes the structure increasingly inefficient in advanced low-voltage s ubmicron p rocesses, w here the r atio of t he nor mal s upply voltage t o the t hreshold voltage of MOS transistors decreases.

Moreover, in diode-connected transistor-based active rectifiers (FWDR),  $V_{GS}$  is modulated by  $V_{DS}$ . For voltages around the threshold voltage ( $V_{Th}$ ), the latter parameter changes slightly from forward to reverse conduction. Therefore, the switches are slow and cannot be turned ON and OFF c ompletely. This subjects the structure to significant leakages, which leads to in efficient rectification.

Threshold vol tage i s a pr ocess-dependent p arameter. V arious ci rcuit t echniques ar e introduced to s uppress the impact of  $V_{Th}$  when turning-on transistors us ing a dditional bi asing circuitries in a standard CMOS process. They benefit from the use of bootstrap [13] or dynamic techniques for gate-drain [14] or bulk-source (body effect) biasing [15]. Here, a DC voltage is generated i n an i dle p hase t o el iminate o r r educe t he effect o f  $V_{Th}$  in t he w orking ph ase. Unfortunately, all cited techniques are power hungry. Alternatively, advanced CMOS processes offer l ow-threshold vol tage (native) t ransistors [1] which c ould be employed t o r ealize l ow-voltage designs.

Recently, a gate cross-coupled rectifier (GCCR) shown in Figure 3.3 was introduced [12]. In each signal cycle of this circuit, the  $V_{Th}$  of one diode-connected MOS transistor is replaced with the effective voltage drop across a MOS switch ( $V_{GS} = V_{eff}$ ) as formulated in Eq. (3.1).

$$V_{eff} = \sqrt{\frac{2I_D}{\mu COX\left(\frac{W}{L}\right)}}$$
(3.1)

where W and L are the width and length of the transistors,  $I_D$  is the current flowing and  $\mu C_{OX}$  is a process related product. This drop could be negligible when the MOS transistor is in its triode region. The other advantage of such rectifier is to drive the gate of the said MOS transistor with a



Figure 3.3. Gate cross-coupled rectifier [12].

voltage s wing hi gher t han t hat of t he di ode-connected s tructures, w hich r educes t he s witch leakages and improves the switch conductivity, as expressed in Eq. (3.2).

$$g_{ds} = \sqrt{\mu_P C_{OX} \left(\frac{W}{L}\right)_P \left(V_{SG} - |V_{Th}|\right)}$$
(3.2)

The resulting rectifier produces higher power efficiency than conventional FWDR structures; however, it uses diode-connected MOS transistors for load connections and thus suffers from the associated drawbacks.

Fully cross-coupled structures have also be en introduced where both upper and lower main branch transistors are cross-coupled [16]. It was shown that such a structure does not present good power efficiency due to existing parasitics [17].

Previously reported structures – except the fully cross-coupled configuration – exploit at least one diode or diode-connected MOS transistor to regulate the direction of the current flow toward the load.

Active rectifier configurations have be en reported to have higher power efficiency [18–22] and to g enerate l ess h eat [23]. T hey us e a ctive c ircuitries (comparators) to provide a dequate control signals for each MOS transistor, replacing the diode-connected transistors in each signal cycle. In this way, the c onduction a ngles of the MOS s witches with respect to the s inusoidal source are managed based on the source characteristics and load requirements. They offer faster switching between ON and OFF states and allow reducing the leakages. In comparison with the passive rectifier s tructures, they b enefit from higher gate-drive vol tages i mproving the s witch conductivity and the power efficiency accordingly. However, most approaches based on a ctive devices require a dditional s tatic pow er t o ope rate. R ecall t hat there is no pow er available especially at the starting point of the rectifier. This outweighs the benefits they offer, and it limits their a pplication to the circuits leveraging some alternate s olution such as: an auxiliary power source, a second parallel lower efficiency rectifier for bootstrap, or a large capacitor to power up active devices and peripherals. The last two solutions can be combined, such that the reservoir can be charged by an extra signal path active at least temporarily at startup [24].

Several a ctive r ectifiers r ely o n h igh-speed hi gh-resolution l ow-offset co mparators t hat actively c ontrol s witches i n t he m ain pow er c onversion pa th. T heir de sign c an be ve ry challenging, and their characteristics can have a strong influence on the performance of an active rectifier. This is particularly true when the sinusoidal power source to be rectified is recovered through a R F s ignal w hose f requency can e xceed 10 M Hz. Indeed, w hen t he A C s ource frequency is high the comparator delay and response time could lead to flow of current from the output reservoir back to the source coil. Such a reverse current can cause coil voltage distortions, increased power dissipation in the switches and decrease of  $V_{Out}$  due to loss of charge from the capacitor reservoir. Other drawbacks associated with active rectifiers are the higher components have higher power consumption and larger area.

The ne ed f or c onfigurations w ith hi gher efficiencies and g reater o utput v oltages at tracted many researchers trying to improve the overall characteristics of the power conversion chain in wirelessly powered devices. The remainder of this paper includes in Section 2 the presentation of the new full-wave a ctive r ectifier a long with its circuit d escription. It uses MOS transistors as low-loss s witches t o achieve a s ignificant i ncrease i n o verall p ower e fficiency and reduced voltage drop. The design does neither r equire an internal power source nor an auxiliary signal path for power delivery at startup. Section 3 reports simulation and measurement results for the new s tructure as w ell a s a c omparison be tween di fferent s tructures f ollowed b y c oncluding remarks in Section 4.

## **3.3 New Proposed Active Rectifier**

To i mprove t he pow er conversion e fficiency (PCE) and i ncrease t he output vol tage, we propose a new full-wave a ctive r ectifier (FWAR). It employs M OS s witches with v ery low forward drop to replace all diodes or diode-connected M OS in previous structures. Figure 3.4 provides the schematic of the proposed structure.

The design benefits from driving the gate voltages with the highest available voltage in the circuit and it does not introduce a  $V_{Th}$  drop in the direct current loop from source to load. To help understand how the circuit in Figure 3.4 operates, its half part active during the positive input cycle for simplicity is redrawn in Figure 3.5.



Figure 3.4. Schematic of the proposed full-wave rectifier.

Here,  $M_1$  and  $M_4$  replace a pair of di odes in a conventional bridge rectifier. Ignoring for simplicity the impact of MOS threshold voltages,  $M_1$  operates during positive cycles ( $V_{In+} > V_{In-}$ ) while the combination of  $M_4$ ,  $M_6$  and  $M_8$  checks for valid load charging condition ( $V_{In} > V_{Out}$ ).  $M_{10}$  provides the condition for complete cut-off of  $M_4$  in its stop mode of operation.



Figure 3.5. Schematic of the active parts during the positive half cycle.

During positive cycles,  $M_1$  conducts and connects the output terminal to the floating input source. Therefore, neglecting possible resistive drops (as would be correct if there is no current flowing) the lower terminal of the signal source is set at a voltage equal to  $(V_{Out} - V_{In})$  with respect to the ground. If the second crucial condition for rectification becomes true  $(V_{In} > V_{Out})$ , the lower terminal of the signal source has a voltage lower than the ground. Therefore,  $M_8$ conducts and that applies a low voltage to the gate of  $M_6$ . This forces  $M_6$  to conduct, which puts  $M_4$  in conduction too. The combinations of gate and source voltages that are selected are such that the switches have high conductance and low leakages.

Simultaneous conduction of  $M_1$  and  $M_4$  closes the current path from the source to the load and c harges t he out put c apacitor r eservoir. O therwise,  $M_{10}$  forces  $M_4$  in de ep c ut-off re gion preventing floating gates and reducing leakage and short c ircuit currents to flow. Note that the circuit functionality and performance are influenced by the need to respect proper timing between various switching conditions.

Pull-up pMOS transistors are also used to attach the gate of  $M_5/M_6$  to  $V_{Out}$ , while  $M_7/M_8$  are idle. The gates of such transistors are driven by the same voltage as the gates of  $M_3/M_4$ . These extra transistors help preventing floating gates. In negative cycles, the dual circuit will rectify the input voltage in the same manner. Considering the dead zone due to the threshold voltage of the main s witches ( $M_{1-4}$ ), the design operates in a way that is somewhat analogous to a class A B amplifier [25].

The proposed rectifier was implemented at the circuit level using the standard TSMC 0.18  $\mu$ m C MOS process with 3.3 V nom inal voltage and then characterized with the S pectreS simulator under the Cadence environment. An AC sinusoidal floating voltage source was used to model RF power being fed into the rectifier stage. The source peak-to-peak amplitude is 5V and its frequency is set to 10 MHz, which fits the requirements for an intracortical stimulator implant application developed in our laboratory.

It is of interest that some gate ox ides and j unctions may be subject to voltage stress that could decrease reliability. This issue was left for future research.

The main branch transistors  $(M_{1.4})$  sizes are 20/0.35 µm with multiply factor of 50.  $M_5/M_6$  sizes a re 0.525/0.35 µm while  $M_7/M_8$  and  $M_9/M_{10}$  are implemented with n ative transistors

(typical  $V_{Th} = -120 \text{ m V}$ ) a re, r espectively, 1. 2–1.35/1.52  $\mu$  m w ith multiply f actor of 100. Minimum size pull-up pMOS transistors are also employed. Figure 3.6 illustrates the behavior of the proposed FWAR showing  $|V_{In}|$ ,  $V_{In+}$ ,  $V_{In-}$  and  $V_{Out}$  over a full period. Considering the main switches ( $M_{1-4}$ ) acting in deep triode region, the output resistance contributed by the rectifier in each s ource c ycle is a combination of R <sub>ON</sub> for nMOS ( $M_3$  or  $M_4$ ) and pMOS ( $M_1$  or  $M_2$ ) transistors. A s the sizes of n - and p -type M OS transistors lo cated in main p aths ( $M_{1-4}$ ) are identical and due to higher mobility for majority carriers in nMOS (electrons) compared to holes in pMOS, for a given load and source conditions, one may expect the  $R_{ON}$  of the pMOS ( $M_{1-2}$ ) to dominate.

From Figure 3.6, we observe that the waveforms  $V_{In+}$  and  $V_{In-}$  with respect to  $V_{Gnd}$  look more like skewed and distorted sinusoids. The switching dynamics is described as follows. At the start of the positive cycle, when  $t = T_0(S_0)$  and  $V_{In} = 0$ , as  $M_1$  behaves as a reversed-bias di odeconnected and therefore is OFF.  $M_6$  is OFF due to its gate connected to  $V_{Out}$  via pull-up.  $M_8$  and  $M_{10}$  are also OFF due to their connections to the floating signal source and the ground which results in  $M_4$  staying OFF.

At  $t = T_1(S_1)$ , when  $V_{In} = |V_{TP}|$ ,  $M_1$  is gradually turned on, shorting  $V_{In+}$  to  $V_{Out}$ . Thus, the change in  $V_{In}$  is reflected by the drop in  $V_{In-}$ . This implies  $V_{In-}$  to be more positive than the ground which leads  $M_6$  and  $M_8$  to stay OFF and  $M_{10}$  to turn ON, respectively. As a result, the condition for complete cut-off of  $M_4$  is provided and no current flows in  $M_1$ . The conduction of  $M_{10}$  also helps pull-up to hold  $M_6$  in stop mode.



Figure 3.6. Simulated result of the FWAR over one period.

At  $t = T_2(S_2)$ , when  $V_{In}$  is higher than  $(V_{Out}+V_{DS-M6})$  such that  $V_{In}$  drops below  $V_{Gnd}$ , and therefore,  $M_8$  gets ON which puts  $M_6$  in conduction, too. As such,  $M_{I0}$  turns OFF as well which leads the gate of  $M_4$  no longer to be fixed to the ground. Therefore,  $M_4$  starts conduction with a very low forward drop and  $V_{Out}$  is charged up via the path consisted of  $M_4$  along with  $M_1$ . The difference between  $V_{In+}$  and  $V_{Out}$  represents the conduction drop due to the finite resistance of the charging path elements. Obviously, the overall power efficiency of the FWAR is affected by the effective voltage drop of the pass switches.

After  $V_{In}$  reaches the peak, it starts to decrease and at  $t = T_3(S_3)$ ,  $V_{In}$  rises above  $V_{Gnd}$ . This results in turning off  $M_6$  and  $M_8$  and putting on  $M_{I0}$ , respectively. Finally, as  $V_{In}$  drops to  $|V_{TP}|$ ,  $t = T_4(S_4)$ , the gate-drive of  $M_1$  is no longer sufficient to short  $V_{In+}$  to  $V_{Out}$ , and  $V_{In+}$  starts to drop.

Table 3.1 tabulates all the switching states of the various transistors for the proposed active rectifier in a positive cycle of the signal. The source terminals of the transistors connected to the floating signal s ource terminals a re v arying o ver time s ignificantly. They go a bove  $V_{Out}$  and below the ground vol tages and therefore, s ubject the exposed transistors to pos sible l atch-up and/or s ubstrate l eakage c urrents. T herefore, pr oper bul k bi asing i s e ssential. T his i s accomplished us ing the dynamic bulk s witching technique [26]. This technique is a pplied for biasing the bulk of  $M_{1-4}$  as shown in Figure 3.7. Using the said technique, the bulk of the main pMOS transistor ( $M_1$ ) is s electively connected to the h ighest available v oltage (either  $V_{Out}$  or  $V_{In+}$ ). A symmetrical r everse c onfiguration i s a pplied for bulk bi asing of ot her main nMOS transistors (such as  $M_4$ ) which are selectively connected to the lowest available voltage ( $V_{Gnd}$  or

	$M_1$	$M_4$	$M_6$	$M_8$	$M_{10}$
$S_0$	OFF	OFF	OFF	OFF	OFF
$S_1$	ON	OFF	OFF	OFF	ON
$S_2$	ON	ON	ON	ON	OFF
$S_3$	ON	OFF	OFF	OFF	ON
$S_4$	OFF	OFF	OFF	OFF	ON

**Table 3.1.** Rectifier switching states for positive cycle.

 $S \equiv State, M \equiv MOS$  Transistor



**Figure 3.7.** Schematic of dynamic bulk biasing for main switches: (a)  $M_1$  and (b)  $M_3$ .

 $V_{In}$ ). Note that implementing such bulk biasing technique requires locally isolated wells or substrate. In the proposed configuration, this is realized by using separate n-well for pMOS devices and deep n-well around nMOS transistors.

It is worthy to notice that due to the nature of the design, using inherent characteristics of MOS switches for having a voltage at least equal to  $V_{Th}$  to form the channel and conduct, the use of 1 ow-threshold t ransistors c an c ontribute t o i mproving pow er e fficiency. H owever, t he maximum out put vol tage of t he r ectifier r emains al most t he s ame as t he p eak-to-peak i nput amplitude irrespective of the transistor's threshold.

The following discussion relates to a design optimized for a shunt *RC* load of C = 200 pF and  $R_L = 2k\Omega$ . This load condition when combined with applying a sinusoidal source amplitude of 5 V leads to a load current of up t o 2.5 m A. The size of the main pass transistors ( $M_1/M_4$  and  $M_2/M_3$ ) was traded-off with associated parasitics to handle large load currents with low enough channel r esistances. A s other s witching-based c ircuits, the performance of the de sign and its function s trongly de pends on t iming a nd ope rating f requency. P roviding pr oper t iming a nd optimizing the p erformance can b e a ccomplished i n part b y choosing transistors of the e ight times larger than minimum. This is necessary for quick pulling down of the gate of  $M_3/M_4$  and forcing them to c ut-off region while in s top m ode.  $M_5/M_6$  are minimum size transistors. The

choice of these sizes a long with those of  $M_9/M_{10}$  provides proper timing for  $M_3/M_4$  to switch.  $M_7/M_8$  are a loo d esigned with transistors s even time s la rger than min imum to h andle g ate parasitic capacitance discharging as sociated with the gate of  $M_5/M_6$  and their quick switching. Minimum size pull-up pMOS transistors are also used.

Although the r esistance of a di ode m ay b e de creased b y i ncreasing i ts a rea, the j unction capacitance will become dominant and deteriorate the PCE. Increasing the size of the main pass transistors increases the  $g_m$  of the transistor, which leads to quicker reaction in response to small changes in input signal. It also reduces the  $R_{ON}$  of the channel in MOS pass device, which leads to l ower vol tage dr op across the channel. However, s witches with l arger a rea a lso i ntroduce higher parasitic capacitances which degrade their performance in high frequency applications.

# **3.4 Performance Metrics and Simulation Results**

Power conversion efficiency is an index of the power dissipated by the load compared to total energy consumed by whole circuit. It is commonly used to compare different rectifier structures and is defined as the ratio of the output DC power to the input RF power.

$$PCE = \frac{P_{out}}{P_{In}} \times 100 \tag{3.3}$$

There a re ot her i mportant pa rameters s uch a s t he out put D C (average) vol tage a nd t he minimum input voltages which may be characterized. Parameter PCE includes all drops across the series components located in the power chain. The minimum input voltage is the minimum voltage that could be detected by the rectifier. These maximum and minimum voltages determine the dynamic range of the rectifier. The simulation result in Figure 3.6 shows that the rectifier gives an output maximum voltage of 4.86 V for  $R_L = 2k\Omega$  and  $C_L = 200$  pf, and the conduction time is approximately 7 ns per phase. This is the time interval when the rectifier charges the load reservoir.

We have compared the simulation r esults of F WDR and G CCR structures with our new proposed FWAR c incuit. Figure 3.8 shows the output voltage variations over time for these different structures for the same transistor sizes and load as already stated. The FWAR produces significantly higher output voltages in comparison with other structures. This is due to the use of


Figure 3.8. Simulated output voltage of FWDR, GCCR and FWAR.

MOS transistors as switches in their triode region, where they can present very low voltage drops across their d rain-source t erminals. U se o f h igh  $V_{GS}$  for s uch t ransistors has a lso r esulted i n higher  $g_m$  and lower channel on-resistance accordingly.

The voltage conversion ratio (VCR) is defined as the ratio of the average output voltage to the peak magnitude of the AC input voltage Eq. (3.4). It indicates the portion of input voltage which is available at the output. Figure 3.9 illustrates the VCRs for the different structures.

$$M = \frac{V_{Out-av}}{|V_{In}|} \tag{3.4}$$

The ne w pr oposed s tructure has t he hi ghest voltage conversion efficiency am ong t he considered structures. The average output voltage with a source amplitude 3.3 V is 54% and 16% greater than those produced by the FWDR and the GCCR topologies, respectively. This is due to



Figure 3.9. Simulated VCRs for various rectifier structures.



Figure 3.10. Simulated power efficiency versus input amplitude.

the smaller voltage drop across the pass devices observed at each cycle.

Figure 3.10 shows the s imulation r esults c haracterizing the pow er e fficiency v ersus i nput amplitude for F WDR, G CCR and F WAR s tructures. The FWAR presents significantly higher power efficiency when compared to other structures.

With a 3.3V AC source amplitude, the new rectifier offers improved power efficiency by up to 46% and 10% compared to the FWDR and GCCR topologies, respectively. This is due to use of MOS transistors in their triode region as switches, where they can have very low voltage drop across t heir d rain-source te rminals. S imulations c onfirm that the new s tructure is c apable o f handling high load currents with small power efficiency degradation.

#### **3.5 Measurement Results**

The proposed full-wave active rectifier was fabricated in a 0.18  $\mu$ m 6-Metal/2-Poly TSMC 3.3V s tandard C MOS process. The di e phot omicrograph provided in Figure 3.11. This chip measures an area of 1594×1080  $\mu$ m<sup>2</sup> and it is mounted in 40 pin dual-in-line package. The chip consists of two versions of the proposed design. In one version, the native transistors are laid out such that their bulk is connected to the general substrate.

In a second version, some DRC violations were done on pur pose, to allow implementing a local substrate for the native transistors, which is normally not permitted by existing design rules. The local substrate is then implemented using the deep n -well layer. Having local substrate makes it possible to apply dynamic bulk biasing technique to the native transistor, which may



Figure 3.11. Photomicrograph of the prototype chip.

result i n r educing bod y e ffect, l eakages t hrough bul k a nd l atch-up. A c onventional diodeconnected rectifier as well as a gate cross-coupled topology is also fabricated for comparison in our experiments.

All the main switches are surrounded by guard rings to isolate them from adjacent cells. All transistors have s hort channel l engths (0.35  $\mu$  m f or nor mal devices and 1.52  $\mu$  m f or na tive devices) t o m aximize t he s peed of ope ration. T he c hip w as c arefully l aid out t o have a symmetrical s tructure min imizing p otential imb alance in p arasitic c apacitances b etween in put rails ( $V_{In+}$  and  $V_{In-}$ ).

To measure the performance of the fabricated rectifiers, the measurement setup shown in Figure 3.12 was used. The rectifiers implemented in this design require a truly floating input signal to act as a full-wave rectifier. Given the fact that signal generators normally produce outputs with reference to their outlet ground, an isolating transformer (1:1) was used to decouple the source output from the common ground of the outlet. Experiments confirmed that this is a necessity.



Figure 3.12. Voltage and power measurement setup.

Due to significant loading impact of using a regular AC ammeter placed in series with the source and the load of the rectifier, the current, flowing into the rectifier and out of it, was differentially measured across 1  $\Omega$  resistors connected in series with input and output terminals.

A signal generator (Agilent 32350A) was used to drive the primary coil of the isolating transformer with a sinusoidal signal. This transformer is responsible to transfer energy to the rectifier inputs. The output load consists of a 200 pF capacitor combined with a 2 k $\Omega$  resistor in parallel.

Figure 3.13 shows the measured transient waveforms of input and output when the FWAR is operated at 1 and 10 MHz, respectively. Here, the input peak-to-peak voltage is adjusted at 2.5 V,



Figure 3.13. Input/output waveforms of FWAR operating at: (a) f=1 MHz, (b) f=10 MHz.

which resulted in output average voltages of 0.82 and 0.96 V and power efficiency of 87.6% and 92.5% at 1 and 10 MHz, respectively. It can be seen, from  $V_{Out}$  that  $C_L$  exponentially recharges during the normal rectifier operation and discharges in  $R_L$  at other times. Under the same test conditions, other existing rectifiers produce output voltages and power efficiencies significantly lower than the F WAR. M easurement s hows that a t s ource frequency of 10 M Hz, the output voltage for the FWDR is 0.55 V while 0.81 V is measured at the output of the GCCR topology. Therefore, the other circuits become much less efficient at lower source amplitudes.

However, the proposed design is still effective in reducing the dropout voltage, even when the AC i nput i s l ower t han t he value f or dr iving one or t wo (depending on FWDR or G CCR structures) di ode-connected M OS t ransistors. T he c ase f or l ower out put vol tage and pow er efficiency would get e ven worse i f one c onsidered using c onventional full-wave di ode bridge rectifiers constrained by two cascaded diodes drop ( $V_{\gamma} = 0.7$  V) in each source signal phase. The performance of the proposed rectifier is found to be close to the simulated results, particularly at the high end of the AC input source range considered (5 V peak-to-peak).

To summarize, the proposed active rectifier is feasible and was successfully implemented. It offers r emarkably hi gher out put vol tages a nd p ower e fficiency compared t o ot her pr oposed rectifier configurations when used in low voltage and high current applications.

Figure 3.14 shows the measured PCE of FWAR for different source voltages operating at f = 10 M Hz. W e obtained a peak P CE = 79% with a 2.2V i nput peak-to-peak s inusoidal i nput voltage. Table 3.2 summarizes the measured power and voltage conversion efficiency values for



Figure 3.14. Measured power conversion efficiency of FWAR operating at 10 MHz.

Parameters	Topology					
	FWDR (%)	GCCR (%)	FWAR (%)			
Power efficiency	31	38	76			
Voltage conversion efficiency	28	73	92.5			

Table 3.2. Summary of measured power efficiency for cited rectifiers.

FWDR and GCCR compared with the proposed topology at f = 1 MHz and  $V_{pp} = 2.5$  V. It is obvious that FWAR has a significantly higher power and voltage conversion efficiencies among the compared rectifier structures.

## **3.6 Conclusion**

A full-wave active rectifier was presented. It is suitable for many applications including smart biomedical imp lants a nd R FID ta gs. T he s tructure d oes n ot r equire in efficient r ectification techniques or c omplex c ircuit de sign. The new design e mploys MOS-based s witches t hat can offer very low vol tage drop to a chieve AC to DC c onversion. The rectifier a lso us es d ynamic body biasing and native transistors. It is advantageous compared to conventional diodes, fully or partially diode-connected MOS-based structures. The highest available voltage differences in the structure are used to control its embedded switches, which results in lower channel resistance and less l eakage c urrents. T his de sign h as be en i mplemented i n a  $0.18 \,\mu$  m  $3.3 \,V$  T SMC C MOS process and s uccessfully tested. M easurements confirm significantly higher pow er and vol tage efficiencies compared with other rectifier topologies, particularly when the source voltage is low.

### **3.7 References**

- M. S awan, Y. Hu, J. C oulombe, W ireless s mart i mplants de dicated t o m ultichannel monitoring and microstimulation, IEEE Circuits Syst. Mag. 5 (1) (2005) 21–39.
- [2] J. Coulombe, M. Sawan, J.-F. Gervais, A highly flexible system for Microstimulation of the visual cortex: design and implementation, IEEE Trans. Biomed. Circuits Syst. 1 (4) (2007) 270–277.

- [3] M. Ghovanloo, K. Najafi, A wireless implantable multichannel microstimulating systemon-a-chip with modular architecture, IEEE Trans. Neural syst. Rehabil. Eng. 15 (3) (2007) 449–457.
- [4] C. Sauer, M. Stanacevic, G. Cauwenberghs, N. Thakor, Power harvesting and telemetry in cmos for implanted devices, IEEE Trans. Circuits Syst. I 52 (12) (2005) 1605–2613.
- [5] K. Finkenzeller, RFID-Handbook, Second ed., Wiley, Hoboken, NJ, ISBN 0470844027, 2003.
- [6] B. Jiang, J.R. Smith, M. Philipose, S. Rou, K. Sundara-Rajan, A.V. Mamishev, Energy scavenging for inductively passive R FID s ystems, IEEE T rans. Instrum. M eas. 56 (1) (2007) 118–125.
- [7] S. Roundy, P.K. Wright, J. Rabaey, A Study of Low Level Vibration as a Power Source for Wireless Sensor Nodes, Computer Communications, vol. 26, Elsevier Science, 2003, pp. 1131–1144.
- [8] R. P aradiso, G. L origa, N. T accini, A w earable h ealth car e s ystem b ased o n k nitted integrated sensors, IEEE Trans. Inf. Technol. Biomedicine 9 (3) (2005) 337–344.
- [9] M. Ferrari, V. Ferrari, D. Marioli, A. Taroni, Modeling, fabrication and performance measurements of a pirezoelectric energy converter for power harvesting in autonomous microsystems, IEEE Trans. Instrum. Meas. 55 (6) (2006) 2096–2101.
- [10] S. Hashemi, M. Sawan, Y. Savaria, A power planning model for implantable stimulators, IEEE Int. Symp. Circuits Syst. ISCAS (2006).
- [11] U. Karthaus, M. Gischer, Fully integrated passive UHF RFID transponder IC With 16.7mW minimum RF input power, IEEE J. Solid-State Circuits 38 (10) (2003) 1602–1608.
- [12] M. G hovanloo, K h. N ajafi, F ully i ntegrated w ideband hi gh-current r ectifiers f or inductively powered devices, IEEE J. Solid-State Circuits 39 (11) (2004) 1976–1984.
- [13] T.T. Le, A. Von Jouanne, K. Mayaram, T.S. Fiez, Piezoelectric micro-power generation interface circuits, IEEE J. Solid-State Circuits 41 (6) (2006) 1411–1420.

- T. Umeda, H. Yoshida, S. Sekine, Y. Fujita, T. Suzuki, S. Otaka, A 950MHz rectifier circuit for sensor networks with 10 m-distance, IEEE J. Solid-State Circuits 41 (1) (2006) 35–41.
- [15] T. Lehmann, M. Cassia, 1-V power supply CMOS cascode amplifier, IEEE J. Solid-State Circuits 36 (7) (2001).
- [16] A. F acen, A. B oni, P ower S upply Generation in C MOS P assive U HF R FID T ags, Research in Microelectronics and Electronics 2006, Ph.D. dissertation, pp. 33–36, J une 2006.
- [17] Zh. Zhu, B. Jamali, P.H. Cole, "Brief comparison of different rectifier structures for RFID transponders," /http://www.mlab.ch/autoid/SwissReWorkshop/papers/BriefComparisonOfRectifi ierStructuresForRFIDtransponders.pdf.
- [18] T. Lehmann, Y. M oghe, "On-Chip A ctive P ower R ectifiers f or B iomedical Applications," Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), Vol. 1, pp. 732–735, Japan, May 2005.
- [19] Y-H. Lam, W-H. Ki, C-Y. Tsui, Integrated low-loss CMOS active rectifier for wirelessly powered devices, IEEE Trans. Circuits Syst. II 53 (12) (2006) 1378–1382.
- [20] C. Peters, O. Kessling, F. Henrici, M. Ortmanns, Y. Manoli, CMOS integrated highly efficient full wave rectifier, IEEE Int. Symp. Circuits Syst. (2007) 2415–2418.
- [21] C.L. C hen, K .H. C hen, S .I. Liu, E fficiency enhanced C MOS r ectifier f or w ireless telemetry, Electron. Lett. 43 (18) (2007).
- [22] S. Atluri, M. Ghovanloo, Incorporating back telemetry in a full-wave CMOS rectifier for RFID and biomedical applications, Proc. IEEE Int. Symp. Circuits Syst. (2007) 801–804.
- [23] G. Lazzi, Thermal effects of bioimplants, IEEE Eng. Med. Biol. Mag. 24 (5) (2005) 75–
  81.
- [24] Bawa G, G hovanloo M., A H igh E fficiency Full-Wave R ectifier in S tandard C MOS technology, Proc. 50th MWSCAS conference, pp. 81–84, Montreal, Canada, Aug. 2007.

- [25] A. Sedra, M. Smith, Microelectronic Circuits, Oxford University Press, 2004.
- [26] P. Favrat, Ph. Deval, M.J. Declercq, A high-efficiency CMOS voltage doubler, IEEE J. Solid-State Circuits 33 (3) (1998) 410–416.

#### Chapter 4: A DOUBLE-RESERVOIR BOOTSTRAP RECTIFIER

In the previous chapter, we proposed an active full-wave high-efficiency rectifier with a partially gate cross-coupled s tructure. It uses inherent characteristics of the MOS s witches to replace explicit comparators. The cited act ive r ectifier offers s ignificantly higher p ower and voltage conversion r atios compared t o conventional bridge and partially gate cross-coupled passive structures. It does not require any supply voltage for its normal operation. The proposed rectifier however is constrained in operating f requency and by the reverse l eakage current through the channels of the main pass transistors.

Passive rectifiers are an alternative to active rectifiers when operating at high frequencies and when complexity is a concern. They use passive elements and circuit techniques to implement rectification. They consume no qui escent current and have simpler circuitry. Similar to the previously presented act iver ectifier, they do not require a ny extra supply vol tage for their internal circuit biasing specially. However, they are constrained with threshold voltage of diode-connected MOS switches and power consumptions due to leakages in controlling circuitry and reverse current in main pass switched.

In this chapter, we present a new passive rectifier based on a partially gate cross-coupled structure where the effective threshold voltage of the rectifier is effectively reduced when it turns on. The bootstrapped capacitor technique which is well suited with standard CMOS processes is used with this structure. The proposed rectifier uses dual circuitry, including two diode-connected MOS t ransistors f orming dua l a uxiliary and c harging pa ths, along with t wo boo tstrapped capacitors. It achieves a significant increase in its overall power efficiency and low voltage-drop. Therefore, the rectifier is good for applications with low-voltage power supplies and large load currents. The r ectifier t opology do es not r equire c omplex c ircuit de sign. The hi ghest vol tages available in the circuit are used to drive the gates of selected transistors in order to reduce leakage current and to lower their channel on-resistance, while having high transconductance. The rectifier also us es d ynamic bod y bi asing i n a uxiliary pa ths. T he rectifier w as i mplemented u sing the TSMC 0.18 µm CMOS standard process. The schematics- and post-layout-simulation results of the proposed bootstrap rectifier show consistent results. Measurements are also provided and they show good a greement with s imulations. T his w ork will a ppear i n IEEE t ransactions on

biomedical circuits and systems and is reproduced as follows.

# A High-Efficiency Low-Voltage CMOS Rectifier for Harvesting Energy in Implantable Devices

Saeid Hashemi, Mohamad Sawan, Fellow, IEEE, and Yvon Savaria, Fellow, IEEE

Abstract – We present, in this paper, a new full-wave CMOS rectifier dedicated for wirelessly-powered low-voltage biomedical implants. It uses bootstrapped capacitors to reduce the effective threshold voltage of selected MOS switches. It achieves a significant increase in its overall power efficiency and low voltage-drop. Therefore, the rectifier is good for applications with low-voltage power supplies and large load current. The rectifier topology does not require complex circuit design. The highest voltages available in the circuit are used to drive the gates of selected transistors in order to reduce leakage current and to lower their channel on-resistance, while having high transconductance. The proposed rectifier was fabricated using the standard TSMC 0.18 µm CMOS process. When connected to a sinusoidal source of 3.3 V peak amplitude, it allows improving the overall power efficiency by 11% compared to the best recently published results given by a gate cross-coupled-based structure. In addition, the proposed rectifier presents an average output voltage up to 210% higher than the best previously reported circuits when the peak amplitude of the sine source drops down to 0.8 V AC.

*Index Terms*—Bootstrapping technique, Low-voltage devices, Power efficiency, R ectifiers, Bioelectronics, Implantable devices.

## 4.1 Introduction

Progresses in microelectronics have resulted in miniaturized smart medical devices [1]-[2], advances of radio frequency identification (RFID) tags [3]-[4], as well as several types of sensors and bod y sensor networks [5]-[7]. These devices require energy sources for carrying out their intended functions.

Medical implantable devices dedicated to either sensing and treatment purposes are widely used to monitor and record targeted biological activities [1]-[2], [8]-[12], and/or stimulate certain sites of neural or muscle tissues [13]-[14]. In order to improve the efficiency of sensing and treatment by electrical stimulation, various forms of implantable devices are employed. These devices often use multi-channel sensing and stimulation through electrode arrays [13]. To support their operation, sufficient energy must be provided. As energy or power available to implanted devices is generally limited, efficient power conversion chains capable of h andling sufficient power are strongly required.

Classical powering techniques, including embedded batteries [15] and transcutaneous power harvesting me thods [1] a re relatively constrained in terms of energy density, device lifetime, potential hazards to human safety, integration, and physical size. Moreover, despite remarkable efforts dedicated to developing power harvesting techniques to scavenge power either from the environment or f rom t he hum an bod y, t hese t echniques a re not yet c onsidered r eliable a nd feasible, but research is steadily progressing [16]-[17]. Thus, procuring adequate energy to power electronic implants remains challenging.

Recently reported experimental s ystems c ommonly us e i nductively c oupled l inks t o wirelessly deliver needed energy over short distances. This technique suffers from extremely low power transfer e fficiency due t o poor e lectromagnetic c oupling, s kin a bsorption, a nd na rrow band-pass.

Gate cross-coupled rectifiers have been proposed by [18]. In this topology, two diodes of the classical diode r ectifier ar e r eplaced b y two cross-coupled MOS transistors. They introduce a full-wave rectifier constrained with a single threshold voltage ( $V_{Th}$ ) instead of two, which is the case for conventional bridge full-wave rectifiers.

Another r ectifier t opology p roposed b y [19] is the use of t he boot strapped capacitor technique that allowed reducing the effective threshold voltage of a diode-connected transistor to the di fference be tween t wot hreshold vol tages. In t his paper, w e p ropose a n ew r ectifier configuration for medical implantable devices. It combines the gate cross-coupled configuration with t he boot strapped t echnique t o build a new r ectifier a rchitecture t hat has a vol tage dr op smaller than the other configurations and that is capable of handling large load currents.

The remainder of t his p aper i ncludes, in S ection II, t he ar chitecture and characteristics of passive- and act ive-rectifier t opologies. S ection III i ntroduces a s hort r eview on di fferent threshold c ancellation t echniques. S ection IV presents a new topology for a full-wave rectifier along with its circuit description. Section V presents simulation and measurement results of the proposed device, as well as a comparison between different topologies followed by concluding remarks in Section VI.

## 4.2 Rectifier Topologies and Threshold Cancellation Techniques

Wideband power rectifiers are commonly used within the power conversion chains to convert an input AC signal to an unregulated DC supply using diodes.

#### 4.2.1 CMOS Rectifier Implementation

In s tandard CMOS processes, the diodes are commonly replaced with di ode-tied MOS transistors that a re e asier to implement. Here, the s tructure is s till a ffected b y the th reshold voltage ( $V_{Th}$ ) and instantaneous voltage d rop a cross the transistor-based s witches due to their channel r esistances r esults in de grading the overall pow er efficiency and r educing the out put voltage. On the other h and, S chottky di odes with a 1 ow forward drop a re possible, but their implementation is expensive, due to the extra fabrication steps that they imply as they are not available in standard CMOS processes [20]. It is worthy to note that with technology evolution, the required power to operate multi-function devices tends to grow with the application needs and sophistication of their modes of operation. This makes the structure in creasingly in efficient in advanced low-voltage sub-micron processes, where the ratio of the normal supply voltage to the threshold voltage of MOS transistors decreases.

Bridge full-wave rectifiers (FWBR) are popular version of full-wave rectifiers. They offer higher power e fficiencies, s maller out put r ipples a nd g reater r everse br eakdown vol tages compared with their counterpart, the half-wave rectifiers [18].

The full-wave gate cross-coupled rectifier (FWGR) shown in Figure 4.1a was introduced in [18]. The rectifier works such that, in each signal cycle of the circuit, the threshold voltage of one diode-connected MOS transistor is replaced with the effective voltage drop across a MOS switch. The other advantage of such rectifier is to drive the gate of the said MOS transistor with a voltage



Figure 4.1. Schematics of full-wave rectifiers: a) gate cross-coupled, b) fully cross-coupled.

swing hi gher t han t hose c ommonly us ed w ith d iode-connected s tructures, w hich r educes t he switches' leakage and improves their conductivity. The resulting rectifier produces higher power efficiency than conventional F WBR structures; however, in e ach source c ycle, it us es a single diode-connected M OS t ransistor f or l oad c onnections a nd t hus s uffers f rom t he a ssociated (threshold) voltage drop.

Full-wave f ully gate c ross-coupled r ectifiers (FWFR) a re a lso i ntroduced, w here t he transistors in the two main branches are cross-coupled [21]. Here, unlike the previous rectifier, all the main pass MOS transistors are cross-coupled as illustrated in Figure 4.1b. This circuit solves the problem of threshold voltage drop by diode-tied MOS transistors. However, it was shown that such a structure does not present good power efficiency due to flow-back current from the storage capacitor to the antenna, and other parasitics [22].

Another a pproach for i mproving pow er e fficiency of r ectifiers r elies on a ctive c ircuit t o control pass transistors in place of diodes or diode-connected transistors. Figure 4.2 depicts the typical conceptual structure of so-called active rectifiers. As the source is nominally a sine wave, one circuit of this kind is often needed for each phase (positive and negative).

At each source cycle, a comparator regulates the conduction angle of the relevant pass device based on s imultaneous comparison between the information obtained from input and output. In this way, the conduction angles of the MOS switches with respect to the sinusoidal source are managed based on the source characteristics and load requirements. These designs are reported to have higher power efficiencies compared to passive topologies [23]-[26] and to generate less heat [27]. There are new active designs where a combination of the classical approach (as above) and the g ate c ross-coupled structure i s e mployed [28]. R ecently, a new version of t his c lass of

rectifier was introduced, which is using the inherent characteristics of selected MOS transistors as comparators working in the triode region, where they present very low voltage drops [29].

In spite of the advantages that the active configuration brings, the internal structure of those circuits consumes some additional static power to operate. This can be very challenging as there is no r egulated power available at the starting point of the rectifier. This often outweighs expected benefits of active rectifiers when compared to the passive structures, and it limits their application mostly to the circuits leveraging some alternate solution such as: an auxiliary power source, a l arge capacitor t o p ower up active d evices and p eripherals [28] or a s econd p arallel lower efficiency rectifier for bootstrap [30]. Another major drawback of many active rectifiers occurs at higher frequencies. The pass transistors are usually very large in order to reduce the voltage drop and handle enough load current, and thus have significant parasitics which must be driven by the active circuitry. This requires more current at higher frequencies and reduces the power efficiency accordingly.

#### **4.2.2 Threshold Cancellation Techniques**

Threshold voltage is a process-dependent parameter which depends on the choice of oxide and on ox ide thickness. S ome s tandard C MOS processes of fer low- and m edium-threshold devices which could be employed to realize low-threshold designs. However, their availability is not generalized yet, and the implemented devices are subject to significant leakage due to higher channel doping leading to excessive pow er consumption and r eliability problems. Thus, lowthreshold devices are generally not good candidates to put in the main flow of current towards the load.

Various c ircuit te chniques a re available to a lleviate th e imp act o f  $V_{Th}$  when t urning-on transistors u sing a dditional biasing c ircuitries in a standard CMOS process. They often b enefit from us ing a dditional biasing c ircuitry in a standard C MOS process in the form of e ither a bootstrap c apacitor [19] or some d ynamic techniques for gate-drain [31] or bulk-source (body-effect) bi asing [ 32]. With t hese t echniques, a D C vol tage i s g enerated i n a n i dle pha se t o eliminate or reduce the effect of  $V_{Th}$  in the working phase.

Another approach involves using a floating gate technique to regulate the threshold voltage of given M OS t ransistors [33]. This t echnique requires hi gh vol tage t o pr ogram t he t hreshold voltage during set up and erase phases which implies new implementation constraints. They are also restricted to low operating frequencies.

Among the a bove cited t echniques, the boot strapping a pproach is the most a dapted with standard C MOS integrated c ircuit de sign. This method is out lined in the upper part of F igure 4.3a. Here, the diode-connected transistor (DCT),  $M_5$ , forms an auxiliary path which provides the required current to charge up the bootstrapping capacitor at start up via another DCT ( $M_7$ ). The charges stored on  $C_{B1}$  are then simultaneously applied to the gate of  $M_3$ , the main pass pMOS transistor.

When the input voltage ( $V_{IN}$ ) is higher than the output voltage ( $V_{OUT}$ ) by at least the diode forward-bias voltage drop ( $V_{Th5}$ ), current flows through the diode-tied transistor  $M_5$  and charges the output capacitor. As the output node is being charged, the voltage across the capacitor,  $V_{CAP}$ , is also charged through  $M_7$ . Recall that, for a given process, ignoring body-effect due to different bulk bi asing a nd pr ocess va riations, t he t hreshold vol tage of t he s ame t ype t ransistors a re nominally the same, that is,  $V_{Th5}=V_{Th7}$ . Therefore, the voltage held on the capacitor is twice as high as the pMOS threshold voltage below the input voltage. Considering these facts, it can be shown [19] that the output voltage reaches:

$$V_{OUT} = V_{IN} - (|V_{Th3}| - |V_{Th7}|)$$
(4.1)

where  $V_{Th3}$  and  $V_{Th7}$  are t he t hreshold vol tages of t he m ain pa ss p MOS s witch a nd  $M_7$ , respectively.

From (4.1), the effective  $V_{Th}$  of the circuit is reduced compared to that of the conventional diode-connected pMOS structure. Therefore, with a typical MOS transistor threshold voltage, the use of this technique could result in increasing the output voltage range for a given input source voltage. This becomes increasingly significant with new deep sub-micron technologies where the nominal supply voltage of the integrated circuits is less than 1 V.

This technique w as a pplied to a This technique w as a pplied to a conventional half-wave rectifier b uilt u sing a v oltage-doubler ba sed s tructure [19]; how ever, t he s tructure failed t o present improved characteristics as expected. The rectifier required very large holding capacitors to procure miliampere-range current. This is due to its nature, which relies on pum ping charges from s ource t owards the load. The s tructure w as a lso s low c ompared t o other s tructures, as it needs frequent charging and discharging of the involving capacitors. For rectifier using very large capacitors, e ven with large s witches, it r esults in relatively long s ettling time s. M oreover, the need f or r emarkably large charge holding cap acitors, in the m icro-Farad r ange, i s ag ainst t he objective o f imp lementing the r ectifier using s tandard in tegrated circuits. The de sign w as a lso reported as being subject to significant leakage through bulk of transistors, which deteriorate the power efficiency.



**Figure 4.3.** Schematics of: a) the proposed full-wave rectifier, b) its dynamic bulk biasing circuit for diode-tied transistors of M<sub>5-6</sub>.

## 4.3 The Proposed Rectifier

In order to improve the power conversion efficiency (PCE) and increase the output voltage for a given input source amplitude, we propose a new full-wave rectifier (FWNR). It employs a pair of pMOS switches with very low effective threshold voltage to replace the diodes or diodeconnected pMOS transistors found in previously reported structures.

The d esign al so b enefits f rom t he ad vantages of g ate cross-coupled s tructures a pplied on selected MOS transistors. This allows driving the gates of the nMOS transistors with a voltage swing larger t han w hat would be found in conventional s tructures exploiting di ode-connected nMOS transistors. Hence, a higher ON/OFF current ratio can be achieved. Figure 4.3a provides the schematics of the proposed full-wave rectifier.

The design uses the Dynamic Bulk Switching (DBS) technique to bias the bulk of selected transistors, in order to reduce the leakage current through bulk. Small bootstrapping capacitors were used to reduce the effective threshold voltage of the main pass transistors and to ensure the rectifier holds its functionality along with significant power and voltage efficiencies over a wide range of source voltages.  $C_{BI-2}$  can be built using a standard CMOS process.

The modified rectifier operates v ery much like the gate cross-coupled rectifier [18]. In the input positive c ycle,  $M_3$  provides the main c onduction path from the source t o the load and charges the output reservoir,  $C_{B1}$ . The gate cross-coupled nMOS transistor ( $M_2$ ) provides a low impedance return path for the current charging  $C_L$ .

Although the circuit branch (auxiliary path) that includes the diode-connected  $M_5$  is mainly inserted to provide a path between the input and the output nodes to charge the holding capacitor  $(C_{B1})$ , s imultaneous c onduction of  $M_3$  and  $M_5$  contributes t o the output c urrent. S uch di odeconnected MOS transistor  $(M_5)$  does not significantly compromise the overall power efficiency, due to its remarkably small size (large channel resistance) compared to the main path transistor  $(M_3)$ , which has a much larger size (to produce the desired small channel resistance).

Thus, the bulk of the load current flows through  $M_3$ , the transistor for which the effective threshold voltage is significantly reduced by the bootstrapping capacitor connected to its gate. In fact, as only a small p art of the load current passes through  $M_5$  in s teady s tate r egime, its

contribution to power losses of the rectifier remains small. The combination of  $M_5$ ,  $M_7$ , and  $C_{B1}$  provides the biasing that reduces the effective threshold voltage of  $M_3$ . In negative cycles, the dual circuit (consisting of  $M_2$ ,  $M_4$ ,  $M_6$ ,  $M_8$ , and  $C_{B2}$ ) will rectify the input voltage in the same manner.

The design should be optimized by adjusting the sizes of the transistors to operate at different source frequencies. This is necessary to attain adequate time constants for the charging paths of the bootstrapping capacitors. Various simulations demonstrate that the new rectifier topology can operate ov er a w ide range of ope rating f requencies up t o 60 M Hz pr ovided a dequate optimizations are performed.

The new design is simple and does not require complex circuit design techniques. Another advantage of the new design is its compatibility with standard CMOS processes, which allows implementing sufficiently large embedded capacitors. Obviously, a rectifier designed with a fixed size c onstraint mu st tr ade o ff th e s ize o f th e ma in s witch a nd th e area d edicated to th e bootstrapping capacitors.

The source of the pMOS transistors that are connected to the floating signal source terminals  $(M_{5-6})$  s ee t heir vol tage vary greatly over t ime. T hey go a bove  $V_{OUT}$  and be low t he g round voltage and, therefore, the exposed transistors could inject (leakage) currents in the substrate and induce l atch-up. T herefore, D BS, a s i llustrated i n F igure 4 .3b, i s e ssential [34]. U sing t his technique, the bulk of the auxiliary path transistors,  $M_{5-6}$ , are selectively connected to the highest available v oltage ( either  $V_{OUT}$  or i nput s ource). N ote t hat i mplementing s uch bulk bi asing requires locally isolated wells or substrate. In the proposed configuration, this is realized by using separate n-well for the pMOS devices used for biasing.

Another advantage of this DBS configuration is eliminating the body effect on the rectifying pMOS transistors, where this technique is applied, thus reducing the rectifier dropout voltage and power dissipation at start up. S ince no sustained current passes through DBS transistors when they turn on, their drain-source voltage is close to zero [35]. The dynamic bulk biasing circuits are not s hown in the schematics of F igure 4.3a for s implicity. It was observed that d ynamic biasing of the bulk terminals of the main pass transistors ( $M_{3.4}$ ) may significantly reduce the overall power efficiency. Indeed, they remained off when the voltage difference between their

source and gate was too low to allow conduction. Therefore, the bulk of the main pass transistors  $(M_{3-4})$  was connected to  $V_{OUT}$  as it is the highest voltage available during the majority of the rectifier operating time due to the presence of an output charge reservoir.

The size of the main p ass transistors  $(M_{1-4})$  was optimized with r espect t ot he as sociated parasitic in order to handle specified load currents with a sufficiently small channel resistance. Considering the time constant associated with the charging path of the bootstrapping capacitor and i n or der t o get the best performance, it is necessary t o inject e nough charges into the bootstrapping capacitor  $(C_{B1} \text{ or } C_{B2})$ . Thus, the sizes of transistors  $M_{5-8}$  should be selected carefully. Similarly, transistors  $M_{7-8}$  need to be sufficiently large.

It is of interest that some gate oxides and junctions may be subject to instantaneous voltage stress. Significant design efforts were invested to limit the current passing through the junctions and to ensure that all transistors remain in safe operating regions. A detailed study of possible instantaneous voltage stress was left for future research.

#### 4.4 Simulation and Measurement Results

Power Conversion Efficiency (PCE), output average voltage, and Voltage Conversion Ratio (VCR) are the performance metrics commonly used to compare different rectifier structures [29].

The proposed rectifier was implemented at the circuit level using the standard TSMC 0.18  $\mu$ m CMOS process with 3.3 V nominal supply voltage, and then characterized with the SpectreS simulator in the Cadence environment. A shunt load of  $C_L$ =200 pF and  $R_L$ =2 k $\Omega$  is considered. This load condition, when combined with applying a sinusoidal voltage source peak amplitude of 5 V and frequency of 10 MHz, leads to a load current up to 2.3 mA. This load condition fits the requirements of an intracortical stimulator implant application developed in our laboratory.

The main paths transistors  $(M_{1-4})$  sizes are 20/0.35 µm with multiply factor of 50. Diode-tied transistors of  $M_5/M_6$ , which form the auxiliary paths are 1/0.35 µm, while the diode-connected transistors  $M_7/M_8$  are implemented using 6/0.35 µm size transistors with multiply factor of 50. Small size pMOS transistors (0.50/0.35 µm) are employed to form DBS structures for dynamic bulk biasing of auxiliary path transistors. The size of bootstrapping capacitors ( $C_{B1-2}$ ) is selected as 50 pF.



**Figure 4.4.** Simulated power conversion efficiency versus input peak amplitude.

#### 4.4.1 Simulation results

In t his s ection, we compare t he s imulation r esults of t he F WBR and t he F WGR [18] structures discussed earlier with our new proposed F WNR. Figure 4.4 shows the s imulation results c haracterizing t he P CE variation v ersus t he pe ak i nput a mplitude f or t hese different structures using the same sizes for the main pass transistors ( $M_{1.4}$ ) and load as already stated.

The FWNR presents significantly higher power conversion efficiency over a wide range of input peak amplitude greater than 0.8 V. Its power efficiency is remarkably higher than that of the other structures. With a 3.3 V AC source peak amplitude, the new rectifier offers a power efficiency up to 87%, which corresponds to an improvement by up to 11% and 47% compared to the F WGR and F WBR topologies r espectively. These i mprovements r esult from the reduced effective threshold voltage, which leads to lower voltage drop across drain–source terminals of the pMOS main switches ( $M_{3.4}$ ) and, from the large  $V_{GS}$  in cross-coupled nMOS transistors,  $M_{1.2}$ , which results in higher gm and lower channel on-resistance.

Simulated VCRs for different topologies are also illustrated in Figure 4.5. The results confirm that the circuit maintains its functionality as a rectifier even for a very low source voltage. It presents vol tage conversion r atio l arger t han 7 0% f or a n AC i nput s ource w ith 0.8 V p eak amplitude. This is significantly higher compared to other topologies.

Figure 4.5 also reveals that for the FWNR structure, the voltage conversion ratio rapidly reaches high values at low input source voltages, and remains the best for larger input voltages.



**Figure 4.5.** Simulated vol tage c onversion r atio versus input peak amplitude.

The significance of the new design with respect to VCR could be better visualized from a graph, in which the ratio of average output voltages for the FWNR and the FWGR structures is plotted. It was shown in [36] that the average output voltage for the FWNR is significantly higher than that of the FWGR, particularly for peak input voltages between 0.6 V to 2.2 V. For example, at 0.8 V input amplitude, the proposed FWNR produces an output voltage almost 2.1 times larger than the FWGR. Therefore, one may expect that the new design could be applicable to implement integrated rectifiers u sing n ew advanced s ub-micron C MOS t echnologies w here t he nom inal supply voltage is below 1 V. Based on separate simulation results, at 0.8 V input amplitude, the VCR is much larger when comparing FWNR and FWBR structures.

An important de sign concern could be the size of boot strapping capacitor. Integrated capacitors consume considerable area on the die when implemented u sing standard C MOS processes. Figure 4.6 shows how the PCE and VCR vary with the bootstrapping capacitor size. It shows that over a wide range of capacitance, the design performance in terms of PCE and VCR is not very dependent on the size of the embedded capacitors. The decrease in the PCE and VCR for bootstrapping capacitors l arger than 100 p F c ould be explained by the impact of significant changes in the time constants of charging p aths of the said capacitors as al ready ad dressed in Section III.



**Figure 4.6.** Simulated p ower efficiency and v oltage conversion ratio versus bootstrapped capacitor size.

Considering t he s ame i nput s ource a mplitude, t he r ectifier w ith l arger boot strapping capacitors requires longer time to attain the adequate voltage. Therefore, for a given time frame, depending on t he pe riod of t he i nput s ource, the gate-to-source vol tage of t he m ain p ass transistors w ill b e r educed, w hich causes t hem to r epresent s maller conductance. T he results confirm t hat t he n ew r ectifier w orks v ery w ell w ith 50 p F cap acitors w hich ar e feasible w ith standard CMOS processes.

#### 4.4.2 Measurement Results

The proposed full-wave rectifier was fabricated using a 0.18  $\mu$ m 6-Metal/2-Poly TSMC 3.3V standard CMOS process. The die photomicrograph is provided in Figure 4.7. This chip measures 780  $\mu$ m x 780  $\mu$ m and it is mounted in 40 pin dual-in-line package. Local substrates, needed for applying t he DBS t echnique, w ere i mplemented us ing t he de ep n -well la yer. A ll th e ma in switches are surrounded by guard rings to isolate them from adjacent cells. In agreement with 3.3 V de sign r ules, a ll t ransistors ha ve channel l engths of 0.35  $\mu$ m to maximize the speed of operation. The chip was carefully laid out to have a symmetrical structure minimizing potential imbalance in parasitic capacitances between the source rails ( $V_{IN+}$  and  $V_{IN-}$ ). Pads with electrostatic discharge (ESD) protection are used to feed the input source signal into the chip. The ESD supply voltages ( $V_{DD-ESD}$  and  $V_{SS-ESD}$ ) are directly accessible.



**Figure 4.7.** Photomicrograph of the prototype chip; A and B highlight boot strapped capacitors ( $C_{B1-2}$ ), C and D address main pass transistors ( $M_{1-4}$ ), and E marks the boot strapping ( $M_{5-8}$ ) and dynamic bulk biasing circuitry.

#### 4.4.3 Measurement Setup and Test Protocol

To measure t he p erformance of the f abricated r ectifier, t he m easurement s etup s hown in Figure 4.8 was used. The rectifier implemented in this design requires a truly floating input signal to act as a full-wave rectifier. A wideband RF transformer with small insertion and return losses was used as an interface between the signal generator and the rectifier. Note that no terminal of the RF transformer secondary is at ground potential. This transformer is responsible to transfer energy to the rectifier inputs.



Figure 4.8. Voltage and power measurement setup.

The input voltage to the rectifier is not referenced to ground. Therefore, the os cilloscope cannot be used to view both the input and the load voltages of the rectifier at the same time. On the other hand, simultaneous measurements are required to increase reading accuracy. A solution to this problem is to use an isolating transformer (1:1) to de couple the os cilloscope from the common ground. This isolation helps avoiding ground loops (especially at operating frequencies in the mega hertz range) in the setup; it also allows referencing the output signal to voltages other than ground. Experiments confirmed that the use of these transformers is a necessity for proper operation.

The input power to the rectifier was measured as the integral of the instantaneous product of the input vol tage by the input current over one period of the source. The out put power was calculated as the integral of the squared measured output voltage divided by the load resistance over a period. The VCR was calculated as the ratio of the average output voltage to the input peak amplitude.

The input current was calculated using the measured drop voltage across a resistor in series with the RF transformer. The charge holding elements present at the output comprise a 200 pF explicit capacitor in addition to the capacitance of the output pad, of the package parasitics and of the probe of the test equipment. With an input sine wave peak voltage of 3.3 V operating at 10 MHz, the average output voltage was measured to be 2.89 V. This measured voltage represents a VCR of 87% at the given frequency.

A number of different source frequencies were applied to the laid-out rectifier that its results are shown in Figure 4.9. Here, the same rectifier which its elements were optimized such that the rectifier presents the maximum power at 10 MHz operating frequency, was used. It is of interest that the p arameters p roducing m aximum p ower efficiency m ay not b e the s ame as those that produce maximum voltage efficiency. It was noted that, as expected, higher source frequencies produce larger pow er efficiency and a verage out put vol tages, which the later r esults in larger VCRs. Figure 4.10 illustrates the measured and the post-layout simulated VCRs for the same no-load condition (except parasitics associated with probe and pads) at 10 MHz source frequency. At 1.0 V, 1.8 V, and 3.3 V AC peak input amplitudes, voltage conversion ratios of 70%, 80%, and 87% are obtained.



Figure 4.9. Simulated frequency response of the proposed rectifier.

The deviation of the measured results compared to post-layout simulations can be explained by the impacts of two phenomena; 1) the charge sharing between the bootstrapping capacitors and the parasitic capacitances, and 2) the leakage to the bulk of the main pass transistors. For applications with hi gh operating f requency, a s e ncountered i n bi omedical i mplants, pa rasitic capacitors a ssociated with M OS t erminals a nd interconnections s hould be c onsidered. M any parasitics i n t he pr oposed c ircuit cannot be modeled a s c apacitors i n pa rallel with t he bootstrapping capacitors. D epending on t heir r epresentations, they might c ontribute i n further charge accumulation producing more efficient bootstrapping or in charge sharing degrading the efficiency of the said technique.

Nevertheless, from the observation of the results presented in Figure 4.6, one may consider



**Figure 4.10.** Measured voltage conversion ratio of the proposed fullwave rectifier versus input amplitude operating at *f*=10 MHz.

the charge sharing effect to be less affecting the VCR of the circuit than the leakages current, and hence ignore it. This is not particularly true due to lack of accurate simulation models to emulate the representation of the parasitics and to predict their impact on the performance of the rectifier. It is o f in terest that leakage t hrough bulk t o t he r ectifier out put contributes i n l oad c urrent. Depending on t he por tion of t he l oad c urrent pa ssing t hrough t he s ource-to-n w ell j unction, which is connected to output node, the rectifier efficiency varies.

In the measurements, parasitic capacitances consist of the parasitics associated with the gate of the extremely large main pass pMOS transistors ( $M_{1-4}$ ), the large interconnection metal strips, and the significant parasitics capacitances associated with the output pads and oscilloscope probe. In f act, t he o ccurred charge s haring m ay result i n w asted charges, w hich r educes t he o utput voltage. The results are more affected at low voltages, where the threshold reduction technique is less effective due to slow switching. However, the measured results are significantly better than that of the other topologies.

Figure 4.11 depicts the measured pow er efficiency v ersus i nput a mplitude for the r ectifier with a 2 k $\Omega$  load resistance shunting a 200pF capacitance, at source frequency of 10 MHz. The overall power efficiency is measured to be 37%, 71%, and 80% at 0.8 V, 1.8 V, and 2.7 V peak input source amplitudes.

Here, the difference between the results obtained from simulations and measurements could be explained by the fact that significant leakage currents flow through the bulk of the main pass pMOS transistors ( $M_{1-4}$ ) considering the fixed biasing of the bulk when the source is floating. In



**Figure 4.11.** Measured power conversion efficiency of the proposed full-wave rectifier operating at f=10 MHz.

the proposed r ectifier, the bulk of  $M_{1-2}$  is connected to the ground while the bulk of  $M_{3-4}$  is connected to  $V_{Out}$ . Therefore, depending on the load and floating source conditions, there will be time intervals when the parasitic vertical diodes, formed between n-well and substrate of the said pMOS transistors, be come forward bi ased, which leads to s ignificant leakage current to their substrate. Thus, protecting the main pMOS transistors a gainst the bulk-to-substrate leakage is crucial. This could be done using the DBS technique as explained for auxiliary paths transistors,  $M_{6-7}$ . However, it was found that applying the said technique does not improve the efficiencies due t o very s hort t ime i ntervals when the g ate-to-source vol tage of D BS t ransistors i s no t sufficient to form their channels, a necessary condition for the main pass transistors to operate.

Moreover, t he circuit e mploys p ads w ith E SD p rotection imp lemented u sing th e v ertical parasitic di odes formed between di ffusion, n-well a nd s ubstrate. H ere, p-diodes a re us ed for directing the input spikes towards the  $V_{DD-ESD}$  ring and n-diodes are used for suppressing them using the  $V_{SS-ESD}$  ring. In our implementation, there are two parallel p-diodes and two parallel n-diodes used for such protection. The p-diode, n-diode, and n-well diode are respectively subject to a 200 nA, 400 nA, and 650 nA reverse bias current.

Considering the fact that there are 6 pads used for accessing the rectifier, the leakage current through these diodes can be calculated to be 2.4  $\mu$ A, 4.8  $\mu$ A and 7.8  $\mu$ A respectively. Assuming that normal operation of the rectifier involves all those parasitic diodes to be reversely biased, there are cases where all this leakage occurs simultaneously, leading to a leakage of 15  $\mu$ A. At a low input voltage, and considering the charge sharing phenomenon as explained in the analysis of the r esults in F igure 4 .10, t his l eakage m ay c onstitute m ore t han 10 % of t he t otal pow er consumption of t he r ectifier. Thus, us ing pr oper bi asing for t he bulk of t he m ain pM OS transistors and us ing pr obe c onnections on di e instead of p ads, m ay make m easurements and post-layout simulation results more consistent.

Based on a separate observation, measurements confirm that the power efficiency decreases with the load c urrent. This may be due to an increase of the power consumption within the channel of the main pass and auxiliary paths transistors, as well as the leakage current from the source to the bulk of the main pass transistors. Recall that these leakages contribute to the load current when  $V_{IN}$  is higher than  $V_{OUT}$ . Table 4.1 summarizes the results obtained from the postlayout simulation and the measurements for a load of 2 k $\Omega$  in shunt with a 200 pF capacitance.

Metrics	Post-Layout Simulations			Measurements		
Source peak Amplitude (V)	0.8	1.8	2.7	0.8	1.8	2.7
Power Efficiency (%)	69	83	86	37	71	80
Average Output Voltage (V)	0.5	1.5	2.3	0.3	1.2	2.0

Table 4.1. Post-layout and measurement results.

Unfortunately, the existing differences in terms of process and feature sizes, prevents us to be able to compare all reported characteristics of the state-of-the-art rectifiers. However, among the designs using standard CMOS processes with given feature size, for the same source amplitudes as reported in Table 4.1, the result of the comparison, as stated in Table 4.2, confirms that, the proposed rectifier topology generates the best output voltage and power efficiency compared to other reported results particularly when operating from low source voltages.

The ad vanced r ectifiers r arely provide l arge l oad cu rrents, w hich i s the cas e f or m ost biomedical implantable devices. The proposed rectifier and the gate cross-coupled rectifier, even with elements implemented using sub-micron CMOS integrated circuits, are capable of handling significant load currents, as large as a few mA. However, the gate cross-coupled topology uses a

Table 4.2. Comparison with most advanced rectifier characteristics							
Rectifier Topology	Process	Source Amplitude (V)	Output Voltage (V)	Power Efficiency (%)	Load (kΩ)		
Gate Cross-Coupled [18]	BiCMOS 1.50 μm	9.0	6.54	-	1		
$V_{TH}$ Reduction [19]	CMOS 0.25 µm	2.5	0.9	55	20		
Self V <sub>TH</sub> Cancelation [37]	CMOS 0.18 µm	1.8	-	32	10		
This Work		0.8	0.3	37			
	CMOS 0.18 μm	1.8	1.2	71	2		
		2.7	2.0	80			

Table 4.2. Comparison with most advanced rectifier characteristics

BiCMOS process, with significantly longer f eature s ize c ompared t o t he s tandard de ep s ubmicron CMOS process used in fabricating the proposed rectifier.

Remember that charge-pump-based (voltage doubler) rectifiers realized u sing s mall charge reservoirs do not m aintain l arge c harges and, therefore, f ail t o pr ovide s ignificant c urrent. Simulation-based results of implementing the gate cross-coupled structure in deep sub-micron technologies confirm that the resulting rectifier is not power and voltage efficient at low source voltages. Other advanced rectifiers implemented in smaller feature sizes (except the rectifier in [37]) provide neither large load currents, nor present high power efficiencies. Some of them [19] require l arge o ff-chip c apacitors in the mic ro-Farad r ange w hich makes th eir implementation unfeasible in advanced integrated circuit processes. Measurements reported in [37] also confirm that the said rectifier is not a good candidate for implementing rectifiers with high voltage and power efficiencies when using low source voltages.

The stated results for voltage conversion ratios could be explained as the result of leakage through bulk terminals of the main pass transistors and of the flow-back current from output node toward the source when the output voltage is larger than the inputs. Charge sharing between the bootstrapping capacitor and the parasitic capacitances associated with the gate of the main pMOS pass d evices m ay c aused r esult d erivation. T he leakage currents d ue to u se o fl arge E SD protection diodes and the parasitics associated with the interconnections could also be considered as other potential reasons for the drift in simulation and measurements.

As a general design practice, the reported implementation uses ESD (electrostatic discharge) protected p ads. The full impact of this design choice was fully appreciated when the prototype circuit was experimentally tested. Even though dedicated  $V_{SS}$  and  $V_{DD}$  pads that can be tied to suitable voltage allow mitigating this effect in our prototype, we noticed that leakage paths to the substrate can be a ctivated. ESD protection with this class of circuit c an become a challenging issue that was left for future research.

From power efficiency standpoint, the measured results are in agreement with simulations if the proper bulk biasing technique is employed to bias the bulk of the pMOS main transistors and the leakage through large ESD protection diodes is mitigated. It was also noted that for peak voltages higher than 1.8V, the power efficiency is significantly reduced. It is conjectured that the main pass transistors have significant leakage currents resulting from vol tage s tress. Table 4.2 presents the comparison b etween the measured characteristics obtained from the proposed rectifier and the most advanced full-wave rectifiers described in the literature. Note that the performance of respective circuits is quoted for different load conditions and processes.

## 4.5 Conclusions

A full-wave integrated rectifier was presented. It is suitable for many applications including smart biomedical implants and RFID tags. The structure does not require complex circuit design. The n ew d esign em ploys M OS-based gate cr oss-coupled nM OS s witches a long w ith pM OS switches e quipped w ith r educed effective t hreshold vol tage t echnique to a chieve A C t o D C conversion. The s imultaneous application of a cross-coupled s tructure and t hreshold r eduction techniques can result in very low voltage drop across the MOS switches. The rectifier also uses dynamic body biasing in auxiliary paths. This design has been fabricated using the standard 0.18  $\mu$ m 3.3 V T SMC C MOS pr ocess. T he s chematic a nd pos t-layout s imulations c onfirm significantly higher pow er and vol tage efficiencies of the proposed rectifier compared to other advanced rectifier structures. The measurements also confirm that the proposed rectifier provides a higher voltage conversion ratio than previously reported designs. It also confirms that the use of the proposed rectifier is advantageous, particularly when the power supply source voltage is low.

## 4.6 References

- R.F. W eir, e t a l, "Implantable m yoelectric s ensors (IMESs) f or in tramuscular electromyogram recording," IEEE Trans. Biomedical Engineering, vol. 56, no. 1, pp. 159-171, Jan. 2009.
- [2] B. Gosselin, et al., "A mixed-signal multichip neural recording Interface with bandwidth reduction," IEEE Trans. Biomedical Circuits and Systems, vol. 3, no. 3, pp. 129-141, June 2009.
- [3] H. Nakamoto, et al., "A passive UHF RF identification CMOS tag IC using ferroelectric

RAM in 0.35-um technology," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 101-110, Jan. 2007.

- [4] J. Liu, et al., "Wireless RF identification system based on SAW," IEEE. Trans. Industrial Electronics," vol. 55, no. 2, pp. 958-961, Feb. 2008.
- [5] D.J. Yeager, et al., "NeuralWISP: A wirelessly powered neural interface with 1-m range,"
  IEEE Trans. Biomedical Circuits and Systems, vol. 3, no. 6, pp. 379-387, Dec. 2009.
- [6] Y.-K. S ong, et al., "Active m icroelectronic n eurosensor arrays f or i mplantable br ain communication interfaces," IEEE Trans. Neural Systems and Rehabilitation Engineering, vol. 17, no. 4, pp. 339-345, Aug. 2009.
- [7] A.D. D eHennis, et al., "A w ireless mic rosystem f or the remote s ensing o f p ressure, temperature, and relative hum idity," IEEE J. M icroelectromechanical S ystems, vol. 14, no. 1, pp. 12-22, Feb. 2005.
- [8] F. S hahrokhi, e t a l., "The 128 -Channel F ully D ifferential D igital Integrated N eural Recording and Stimulation Interface," IEEE Trans. Biomedical Circuits and Systems, vol. 4, no. 3, pp. 149-161, June 2010.
- [9] S.K. Kelly, et al., "A Power-Efficient Neural Tissue Stimulator with Energy Recovery," IEEE Trans. Biomedical Circuits and Systems, vol. 5, no. 1, pp. 20-29, Feb. 2011.
- [10] M.M. A hmadi, e t a l., "A W ireless-Implantable M icrosystem f or C ontinuous B lood Glucose Monitoring," IEEE Trans. Biomedical Circuits and Systems, vol. 3, no. 3, pp. 169-180, June 2009.
- [11] S. Ethier, et al., "Exponential Current Pulse Generator for Efficient Very High-Impedance Multisite Stimulation," IEEE Tran. Biomedical circuits and systems, vol. 5, no. 1, pp. 30-38, Feb. 2011.
- [12] G. Simard, et al., "High-Speed OQPSK and Efficient Power Transfer Through Inductive Link for Biomedical Implants," IEEE Trans. Biomedical Circuits and Systems, vol. 4, no. 3, pp.192-200, June 2010.
- [13] J. C oulombe, e t a l., "A H ighly Flexible S ystem f or M icrostimulation o f th e V isual Cortex: Design and Implementation," IEEE Trans. Biomedical Circuits and Systems, vol. 1, no. 4, pp. 258-269, Dec. 2007.

- [14] H.P. R yait, e t a l., "Interpretations of W rist/Grip O perations F rom S EMG S ignals a t Different Locations on Arm," IEEE Tran. Biomedical Circuits and Systems, vol. 4, no. 2, pp. 101-111, Apr. 2010.
- [15] H.-Ch. Liu, et al., "A n ovel b attery-assisted cl ass-1 g enreation-2 R F id entification ta g design," IEEE Trans. Microwave theory and Techniques, vol. 57, no. 5, pp. 1388-1397, May 2009.
- [16] H.-L. Jung, et al. "Feasibility study on a new energy harvesting electromagnetic device using aerodynamic instability," IEEE Trans. Magnetics, vol. 45, no. 10, pp. 4376 -4379, Oct. 2009.
- [17] D. Guyomar, et al., "Energy harvesting based on FE-FE transition in ferroelectric single crystals," IEEE Trans. Ultrasonics, Ferroelectrics and Frequency Control, vol. 55, no. 2, pp. 279-285, Feb. 2008.
- [18] P. Rakers, et al., ""S ecure Contactless Smartcard ASIC with DPA Protection," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 559-565, Mar. 2001.
- [19] T. Le, et al., "P iezoelectric micro-power generation interface c ircuits," IEEE J. S olid-State Circuits, vol. 41, no. 6, pp. 1411–1420, June 2006.
- [20] U. Karthaus, et al., "Fully integrated passive UHF RFID transponder IC with 16.7-mW minimum RF input power," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1602–1608, Oct. 2003.
- [21] A. Facen, et al., "Power s upply generation in C MOS passive U HF R FID t ags," Research in Microelectronics and Electronics 2006, Ph.D. dissertation, pp. 33–36, June 2006.
- [22] J. Hu, et al., "A low power and high performance a nalog front end for passive R FID transponder," IEEE workshop Automatic Identification Advanced Technologies, pp. 199-204, Oct. 2005.
- [23] T. Lehmann, et al., "On-chip active power rectifiers for biomedical applications," Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), vol. 1, pp. 732–735, Japan, May 2005.
- [24] C. Peters, et al., "CMOS integrated highly efficient full wave rectifier," IEEE Int. Symp. Circuits and Syst., pp. 2415–2418, 2007.

- [25] C.L. Chen, et al., "Efficiency enhanced CMOS rectifier for wireless telemetry," Electron Letters, vol. 43, no. 18, 2007.
- [26] S. Atluri, et al., "Incorporating back telemetry in a full-wave CMOS rectifier for RFID and biomedical applications," Proc. IEEE Int. Symp. Circuits Syst., pp. 801–804, 2007.
- [27] G. Lazzi, "Thermal effects of bioimplants," IEEE Eng. Med. Bio. Mag., vol. 24, no. 5, pp. 75–81, 2005.
- [28] Y-H. L am, et al., "Integrated low-loss C MOS active r ectifier f or wirelessly p owered devices," IEEE Trans. Circuits Systems II, vol. 53, no. 12, pp. 1378–1382, 2006.
- [29] S. H ashemi, e t a l., " A nove 11 ow-drop a ctive re ctifier fo r R F-powered d evices: Experimental results," Elsevier Microelectronics Journal, 2009.
- [30] G. B awa, et al., "Active high power conversion efficiency rectifier with built-In dualmode back telemetry in standard CMOS technology," IEEE Trans. Biomedical Circuits and Systems, vol. 2, no. 3, pp. 184-192, Sept. 2008.
- [31] T. U meda, e t a l., " A 950 -MHz r ectifier c ircuit f or s ensor n etwork ta gs w ith 1 0-m distance," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 35–41, Jan. 2006.
- [32] T. Lehmann, et al., "1-v power supply CMOS c ascode amplifier," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1082–1086, July 2001.
- [33] C. P eters, et a l., "Experimental R esults on P ower E fficient single-Poly Floating G ate Rectifier," IEEE Int'l Symp. Circuits and Systems, Taiwan, 2009.
- [34] P. Favrat, et al., "A high-efficiency CMOS voltage doubler," IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 410-416, Mar. 1998.
- [35] M. Ghovanloo, et al., "Fully integrated wideband high-current rectifiers for inductively powered devices," IEEE Trans. Solid-State Circuits, vol. 39, no. 11, pp. 1976–1984, Nov. 2004.
- [36] S. H ashemi, e t a l., "Fully-integrated lo w-voltage hi gh-efficiency C MOS r ectifier f or wirelessly powered devices," IEEE Int'l New Circuits and Systems Conf., France, 2009.
- [37] K. K otani, et al., "High efficiency C MOS r ectifier c ircuits for UHF R FIDs u sing Vth cancellation t echniques," IEEE 8 <sup>th</sup> Conf. ASIC (ASICON'09), pp. 20 -23, O ct. 2009, Changsha, China.

#### Chapter 5 : LOW-AREA BOOTSTRAP RECTIFIERS

The boot strap pa ssive r ectifiers us e t he boot strapped c apacitor t echnique t o alleviate th e effective t hreshold vol tage of m ain pa ss M OS t ransistors w hen t hey conduct. U sing t his technique, the effective threshold vot lage of the main pM OS transitors are replaced with the difference between two threshold voltages of the MOS transitors used in the main and charging path. The previously presented boos trap rectifier us ed dual circuity forming auxiliary charging paths and bootstrapped capacitors.

An improved version of the double-reservoir bootstrap rectifier with short auxiliary paths is presented in this chapter, where the auxiliary paths are implemented using parasitic P-N junction diodes of main pass pMOS transistors. The design still suffers from the flow-back current from load towards the source. This can occur in some particular source and load conditions and if not mitigated, it degrades power efficiency.

Different versions of flow-back current free d ouble-reservoir b ootstrap re ctifiers are also proposed. In a f irst version, a dual c ontrol s cheme i s us ed t o d ynamically c onnect t he bootstrapped capaciotrs to the gate of each pMOS main pass transisotr. A second version of the flow-back free double-reservoir bootstrap rectifier uses a diode with reverse polarity in parallel with the charging diode-connected transistors to force the voltages of the bootstrapped capacitors to closely track the output v oltage. The diode w as implemented u sing p arasitic b ulk-substrate junction diode of charging paths transistors. The simulation results show that the proposed bulk biasing techniques significanlty increase the power efficiency of the rectifiers.

This chapter also covers the desinng and implementation of a new full-wave rectifier based on bootstrapped capacitor technique which uses a single small bootstrapped capacitor along its charging paths to reducing the effective threshold of main path MOS transisotrs in each source cycles. Yet, it uses the partially gate cross-coupled structure to have faster settling time and lower switch r esistances. T he proposed s ingle-reservoir b ootstrap re ctifier functions v ery w ell w ith asymettrical in puts. The proposed r ectifiers w ere i mplemented and l aid-out us ing the TSMC 0.18 µm CMOS standard process. The single-reservoir r ectifier also s aves a lmost 70% s ilicon area saving compared to previusly proposed double-reservoir structures. The experimental results show g ood a greement w ith s imulationss. T his w ork w as s ubmitted t o IEEE t ransactions on Circuits and Systems: Regular Papers-I and is reproduced as follows.

# Low-Area and Flow-Back Current Free CMOS Integrated Rectifiers for Power Scavenging Devices

Saeid Hashemi, Mohamad Sawan, Fellow, IEEE, and Yvon Savaria, Fellow, IEEE

Abstract- This paper presents advanced topologies for full-wave CMOS rectifiers. They use bootstrapped capacitors to reduce the effective threshold voltage of selected MOS switches in the positive and negative input source cycles. The new double-reservoir rectifier (DRR) employs separate charge reservoirs, while the single-reservoir rectifier (SRR) also proposed in this paper uses a single capacitor. The DRR uses new control schemes to reduce the flow-back current from the load to the source. It also presents an efficient solution to the problem associated with bulk biasing of transistors exposed to varying voltages. The proposed topology also removes the need for auxiliary paths to charge bootstrapped capacitors at start-up. The SRR topology uses a simple control. Both topologies present significant increases in power efficiency and reduction in voltage drops. The proposed rectifiers were implemented and laid-out using a standard TSMC 0.18 µm CMOS process and then characterized with the SpectreS simulator. The post-layoutbased simulation results were found to be in good agreement with measurements on the implemented devices. The improved DRR presents 14% and 20% increase in power efficiency for input peak voltage of 0.8 V and 1 V, respectively. The SRR saves almost 70% area compared to a previously reported DRR structure. For a source peak amplitude of 1.8 V, the SRR presents 8% and 18% increase in power and voltage conversion efficiencies respectively, compared to the previous version. The measurements show that the new rectifier presents significantly higher performance with AC source amplitudes of less than 1 V peak.

*Index Terms*— Rectifiers, B ootstrapping t echnique, T hreshold c ancellation, B iomedical implants, Power harvesting.
# 5.1 Introduction

Advances in wireless communications have led to the development of low-voltage and lowpower integrated circuits. They are necessary for supporting the functionality and meeting the desired performances of embedded electronic systems, such as wireless sensors networks [1-3], radio frequency i dentification (RFID) tags [4-5], and smart bi omedical devices [6-7]. Various powering techniques including embedded batteries and transcutaneous transmission are relatively constrained i n t erms of e nergy de nsity, de vice l ifetime, pot ential ha zards t o hum an s afety, integration, and required space. Thus, providing adequate energy to power up electronic implants remains challenging.

On t he ot her hand, e nergy ha rvesting t echniques a re processes b y which e nergy r eadily available f rom t he e nvironment (including t he h uman bod y) is ha rvested and c onverted into usable electrical energy. Remarkable efforts dedicated to developing these techniques reveal that they can be inexpensive, highly compatible with electronics, and capable of procuring fairly high power levels. On the other hand, these techniques are not yet considered reliable and feasible, although research is steadily progressing [8-9].

Several types of w ireless s ystems benefit from inductive l inks t o e xtract pow er from t he signal received by an antenna [10-11]. In this case, a radio frequency (RF) signal is commonly used to transmit data and transfer the energy required for carrying the intended functions. This technique is more c onvenient a nd advantageous c ompared t o w ired [6] and b attery-based architectures [12]. T his is particularly tr ue f or biomedical imp lants where h uman s afety and convenience are involved and system autonomy is a bottleneck.

In a wirelessly-powered structure, a rectifier is required to convert an input AC signal to an unregulated DC voltage. Therefore, its power efficiency significantly affects the performance and characteristics of the power conversion chain. Conventional full-wave rectifiers such as bridges and gate cross-coupled structures [13-14] fail to present high efficiencies when operating from low voltage alternating current (AC) sources, typically used with advanced sub-micron processes. Indeed, their output voltage is constrained by the forward-bias drop of one or two diodes in each input cycle. Some rectifier configurations allow replacing diodes with MOS transistors acting in

their t riode r egion, w here t hey p resent vol tage dr ops l ower t han a di ode [15]. T heir power efficiency can be greatly improved at the expense of extra layout efforts and/or use of complex control schemes.

Recently, the authors proposed a circuit using the bootstrapped capacitors technique to reduce the effective threshold voltage of a di ode-tied MOS transistor t o t he d ifference between two threshold voltages [16-17]. It significantly improves the output voltage and the power efficiency.

In this paper, circuit techniques are proposed to overcome the flow-back current from load to source during time intervals when the input voltage gets smaller than the voltage on the output node. A new rectifier structure that removes the need for auxiliary paths responsible for charging the bootstrapped capacitors is then proposed. We also propose a new rectifier configuration that combines the bootstrapped capacitor technique along with an improved control scheme to derive a new high-efficiency low-voltage rectifier, employing a single charge reservoir, which is highly efficient in terms of silicon area.

The remainder of this paper includes, in Section II, a brief description of the characteristics of the bootstrapped capacitor-based r ectifiers. Section II I includes t he analysis of t he rectifier auxiliary p aths, the c onditions t hat c ause flow-back c urrents, and p rovides c ircuit s olutions t o remove t hem. S ection IV introduces a n ew topology for low-area rectifiers based on t he bootstrapped c apacitor t echnique along with c ircuit d escription and ch aracteristics. S ection V provides concluding remarks.

### 5.2 Bootstrapped-Capacitor Based Rectifiers

There are various circuit techniques to alleviate the impact of threshold voltage,  $V_{Th}$ , of MOS transistors. T hey be nefit e ither f rom d ynamic techniques f or gate-drain [18] or bul k-source (body-effect) biasing [19]. These techniques commonly benefit from a DC voltage generated in an idle phase to reduce the effect of  $V_{Th}$  of MOS transistors in the active phase. Applying the floating gate technique is also reported as a means to program the threshold voltage of the given MOS transistor during setup and e rase phases [20]. H owever, t his t echnique r equires hi gh-voltages, which implies a dditional implementation constraints. The leakage of induced charges

on the floating gate via the oxide layer also subjects the design to long term reliability problems. The l atter t echnique i s a lso r estricted t o l ow ope rating frequencies. A nother t echnique accomplishes threshold cancellation by using bootstrapped capacitors [21]. Using this technique, the effective threshold voltage of a diode-connected MOS transistor is reduced to the difference between two threshold voltages. Among currently known techniques, this is the best suited with advanced standard CMOS processes, where implementing integrated capacitors is feasible. This technique was employed to implement a high efficiency full-wave rectifier as illustrated in Figure 5.1a [17] that presents the schematics of the double-reservoir rectifier (DRR) with its previously reported boot strapped p MOS setup (Figure 5.1b) called D RR-1 in this paper. The dual of this bootstrapping c ircuit is us ed in the same manner for ne gative source cycles. This dual c ircuit links the other input s ource r ail,  $V_{IN}$ , the second boot strapped c apacitor,  $C_{B2}$ , and the output node.

It was s hown t hat w ith a t ypical M OS t ransistor, w ith r egular t hreshold vol tage, t he



**Figure 5.1.** Schematics o f: a) t he d ouble-reservoir re ctifier: b) i ts original boot strapped pM OS setup (DRR-1) [17], c) i ts r evised bootstrapped pMOS setup with short-auxiliary paths (DRR-2).

simultaneous application of the cross-coupled structure and threshold reduction technique results in a very low voltage drop a cross the pMOS switches,  $M_{3-4}$ . This leads to significantly higher power a nd vol tage efficiencies c ompared w ith c onventional br idge a nd g ate cross-coupled rectifier to pologies. T his b ecomes in creasingly s ignificant w ith c urrent de ep s ub-micron technologies where the nominal voltage is less than 1 V.

#### **5.2.1 Short Auxiliary Paths**

Within the original DRR structure (DRR-1), as shown in Figure 5.1b, there are transistors for which the source and drain terminals are subject to significant voltage variations. For instance, the pMOS transistors located in the main ( $M_3$ ), the auxiliary ( $M_5$ ), and charging ( $M_7$ ) paths are in that situation. Therefore, providing adequate biasing for the bulk of the exposed transistors is essential as these transistors may inject (leakage) current into the substrate and induce latch-up.

The authors have proposed using a dynamic bulk switching (DBS) technique to bias the bulk of the selected transistors [14,22]. Using this technique, the bulk of the exposed pMOS transistors are selectively connected to the highest available voltage that can be observed at their drain and source terminals. This DBS technique also eliminates the body effect on the selected transistors. Implementing s uch bulk bi asing imp lies a n a dditional e ffort at the la yout le vel a s it r equires locally isolated wells or substrate.

This technique was or iginally applied on a ll p MOS transistors in the main, a uxiliary, and charging paths (DRR-1). These circuits are not shown in Figure 5.1b for simplicity. However, we recently demonstrated that the use of the DBS technique is not beneficial if applied to the bulk of the main pass switches, as they significantly degrade the power efficiency of the rectifier [17].

On the other hand, the DRR-1 includes circuit branches (auxiliary path) for positive input cycles. T hese paths a llow c harging t he hol ding c apacitors (for i nstance  $C_{BI}$ ) and t hey are essential w hen t here is no other m eans of h arvesting pow er w ithin the de sign, especially a t startup [14,22].

Here, we propose to employ a so-called short auxiliary path as it employs the parasitic diode formed at the junction of a diffusion island and the bulk of the main pass switches. It acts as an

auxiliary path, p roviding p roper bi as t o t he m ain s witches (see DRR-2 in F igure 5.1c). It is implemented by connecting the bulk terminal of the main pass transistors to  $V_{OUT}$ . Therefore, the proposed setup simultaneously serves as bulk biasing of the main pass switches, while providing auxiliary p aths from input t o t he hol ding c apacitor. N ote t hat t he out put node m aintains t he highest voltage available in the circuit during the greater part of the rectifier operating time. Note also t hat t he pM OS t ransistor bul k i n t he c harging p aths,  $M_7$ , is s till b iased u sing t he DBS technique [17]. The same is true of  $M_8$ , the dual transistor not shown in Figure 5.1c.

The probability of 1 atch-up is a lso r educed by considering c onservative a pproaches at the layout level. This implies implementing the large transistors far e nough from e ach other, and employing i solated (local) substrates for nMOS transistors for which the bulk is connected to voltages other than the ground.

Transistor sizes of typical designs based on the various considered topologies optimized for a

Circuit Element	Rectifier Topology					
	DRR-1	DRR-2	DRR-3	DRR-4	SRR	
M <sub>1-4</sub> (μm)	1000/0.35	1000/0.35	1000/0.35	1000/0.35	1000/0.35	
M <sub>5-6</sub> (μm)	1.0/0.35	N/A	N/A	N/A	1.0/0.35	
M <sub>7</sub> (μm)	50/035	50/035	50/0.35	50/0.35	50/0.35	
M <sub>8</sub> (μm)	50/035	50/035	50/035	50/035	N/A	
M <sub>DBS</sub> (µm)	0.50/0.35	0.50/0.35	0.35/0.35	N/A	N/A	
M <sub>a</sub> (μm)	N/A	N/A	7.35/0.35	N/A	N/A	
M <sub>b</sub> (μm)	N/A	N/A	10.35/0.35	N/A	N/A	
$M_{c}(\mu m)$	N/A	N/A	7.5/0.35	N/A	N/A	
M <sub>8-11</sub> (μm)	N/A	N/A	N/A	N/A	0.35/0.35	
M <sub>12-13</sub> (μm)	N/A	N/A	N/A	N/A	10/1.5	
C <sub>B-1/2</sub> (pF)	$2 \times 50$	$2 \times 50$	$2 \times 50$	$2 \times 50$	1 × 6	
C <sub>L</sub> (pF)	200	200	200	200	200	
$R_{L}(k\Omega)$	2	2	2	2	2	
V <sub>IN-Peak</sub> (V)	3.3	3.3	3.3	3.3	3.3	
f <sub>IN</sub> (MHz)	10	10	10	10	10	

 Table 5.1. Circuit parameters for rectifier topologies.



**Figure 5.2.** Simulated power efficiency versus input peak amplitude for the DRR-1 and DRR-2 structures.

shunt RC load and a sine wave source capable of providing up to 1.5 m A are reported in Table 5.1. Such a current was found to be necessary for driving up to 16 c hannels of an intra-cortical stimulator being implemented in the Polystim neurotechnologies laboratory [23]. Figure 5.2 plots the results of schematics-based simulations for power conversion efficiency (PCE) versus input peak a mplitude of D RR s tructures. It s hows t hat t he pr oposed D RR-2 pr esents s ignificantly higher power efficiency than the DRR-1.

For instance, for input peak voltage of 1-V, DR R-2 gives 9% higher power efficiency than the D RR-1, with the s ame c incuit elements. This improvement in creases s ignificantly to over 35% for higher input peak amplitudes. Based on other circuit simulation results, very similar to



**Figure 5.3.** Simulated voltage conversion ratio versus input peak amplitude for the DRR-1 and DRR-2 structures.

Figure 5.2 in shape, it is observed that the DRR-2 structure also presents significantly higher voltage conversion ratios (VCR) compared to DRR-1. It was also observed that the settling time of the DRR-2 circuit is shorter than that the DRR-1. This is due to very large size transistors which are used to implement the main switches and therefore, the associated parasitic diodes are larger, which allows larger current. As a result the bootstrapped capacitors are charged faster. Figure 5.3 plots the voltage conversion ratios for the DRR-1 and the DRR-2 structures. It shows that the DDR-2 structure presents significantly higher VCR for different input peak amplitudes. For instance, with a 1-V source peak amplitude, the DRR-2 structure offers VCR improvement of 7%. This ratio also increases significantly up to 25% for higher input source amplitudes.

# **5.3 Flow-Back Current Free Rectifiers**

Different factors may impose the value of input and output voltages. The input sinusoidal voltage varies over t ime a bove and be low the output voltage periodically. For a wirelessly-powered device using inductive link, apart from the periodic amplitude variations, there are also time intervals, when, for a given input source amplitude, the induced voltage in the secondary coil a bruptly changes. This happens not ably due to changes in distance and or ientation of the primary and secondary coils with respect to each other. These changes result in output voltage variations, which pr ovoke out put r ipples de pending on t he out put hol ding c apacitor, l oad condition, and leakage currents.

Therefore, during normal operation of the previously presented DRR circuits, there are time intervals when the input voltage gets smaller than the output voltage. Indeed, when  $V_{IN} < V_{OUT}$  and  $V_{CAP}$  is at least one threshold voltage below the output voltage, the current flow in the main pass pMOS transistors ( $M_{3-4}$ ) r everses. The value of this current depends on the voltage difference between the output node and the input source, and on the size and gate-to-source voltage of the main pass transistors. However, for design used in variable source and load conditions, this flow-back current may significantly degrade the performance of the rectifier from a power efficiency stand point. We propose different solutions to this problem in the following sections.



Figure 5.4. Schematic of control scheme for positive cycles.

#### **5.3.1** Control Scheme to Limit Flow-Back Current

Figure 5.4 s hows a c ircuit that we propose to reduce the flow-back current. It employs a dedicated control scheme which is configured within the previously presented DRR-2 structure (DRR-3). In fact, e ach main pass transistor, for i nstance  $M_3$ , is e quipped with the proposed control circuit. During each input cycle, this circuit continuously compares the input and output voltages and connects  $V_{CAP-I}$  to the gate of the main pass switch,  $M_3$ , when the proper conditions are met. For the source positive cycles, transistors  $M_a$  and  $M_b$  evaluate the difference between  $V_{IN+}$  and  $V_{OUT}$  as shown in Figure 5.4. If the voltage of the positive terminal of the input source is larger than  $V_{OUT}$ , at least by a threshold voltage,  $M_b$  conducts and brings  $V_{IN+}$  (neglecting its source-to-drain d rop vol tage) to the gate of transistor  $M_c$ . This transistor then checks if the condition  $V_{IN+} > V_{CAP-I}$  is valid. Simultaneous conduction of  $M_b$  and  $M_c$  provides a path from the bootstrapped capacitor  $C_{BI}$  connected to  $V_{CAP-I}$ , to the gate of main pass MOS transistor,  $M_3$  (see Figure 5.4). Thus, it eventually leads to a charge transfer from the input source toward the load only when the input voltage is greater than the output voltage, and it blocks the reverse leakage current that could otherwise flow via  $M_3$  in other conditions.

When  $V_{IN+} < V_{OUT}$ , at least by a threshold voltage, transistor  $M_a$  conducts and forces  $M_3$  off. Therefore, n o flow-back c urrent, i gnoring leakages, c ould p ass through  $M_3$ . The du al of this control circuit must be used in the same manner between the other bootstrapped capacitor,  $C_{B2}$ , and the gate of the other main pass transistor,  $M_4$ , to cancel the flow-back current in negative



**Figure 5.5.** Simulated power efficiency versus load resistance for three considered DRR structures.

source cycles. The size of  $M_b$ ,  $M_c$ , and  $M_a$ , as reported in Table 5.1, were chosen in order to optimize power efficiency. The efficiency of the proposed technique could be compromised if a reverse leakage current is allowed to flow when the difference between the input rail voltages and the output voltage does not exceed the threshold voltage of either  $M_a$  or  $M_b$ . This effect could be mitigated if low-threshold transistors are employed.  $M_c$  switches are selected from low-threshold transistors.

Figure 5.5 plots the power efficiencies of three DRR circuits in the same chart for different load resistances. It shows that the DRR-3 maintains higher power efficiency over a wide range of output resistance, which is not the case for the other two DRR structures. It also reveals that the proposed rectifier (DRR-3), in which the control scheme for reducing the flow-back current is inserted, has significantly larger pow er efficiency than the other considered topologies. The improved efficiency is more obvious with larger load resistances. From separate simulations, it was found that the voltage conversion ratio of the DRR-3 circuit also maintains its value over the same load resistance range.

In fact, for a given input peak amplitude and holding capacitor size, as the load resistance is increased, the output voltage variation (ripples) is reduced. Therefore, for larger load resistances, there is more opportunity for flow-back currents to o ccur. Therefore, the rectifier d esigned to limit such phenomenon (DRR-3) shows significantly higher power efficiencies, compared to the DRR-1 topology. The DRR-3 rectifier, in agreement with our expectations, maintains a power

efficiency as high as the DRR-2 topology with source peak voltages smaller than 1.0 V.

However, for input peak voltages larger than 1.0 V, c ompared to a rectifier for which the circuit elements ar e o ptimized f or t he e xact s ource an d l oad p arameters, t he o verall p ower efficiency i s s lightly de graded. T his i s due t o an i ndirect pa th t hat i s f ormed be tween t he bootstrapped c apacitors and t he gate of t he m ain pa ss s witches. Indeed, f or di fferent i nput amplitudes, there are time intervals when source-to-gate voltage of  $M_c$  is too small to force it into the c onduction r egion. T his m akes t he a pplied boot strapping t echnique l ess e ffective, w hich eventually leads the rectifier to present lower power and voltage efficiencies.

### 5.3.2 Close-Track Scheme for Flow-Back Current Reduction

In the basic DRR-1 design of Figure 5.1b, the drain and gate of the pMOS charging transistor for boot strapping c apacitors,  $M_7$ , a re t ied t ogether t o form a di ode. This w as essential, as explained i n [ 17], t o make t he boot strapping t echnique e fficient i n r educing t he effective threshold voltage of the main pass pMOS transistors,  $M_3$ . In fact, the DRR-1 circuit works in a way t hat, except f or s tart up a nd i gnoring t he s mall vol tage c hanges due t o l eakages, t he bootstrapped c apacitors,  $C_{B1}$ , m aintain t heir i nduced vol tage,  $V_{CAP-1}$ . However, t he out put voltage,  $V_{OUT}$ , may vary over time due to change in the input peak voltage or load conditions. This c auses the bulk of t he c harging transistors t o l eak i nto t he s ubstrate. Indeed the D RR-1 design us es the d ynamic bulk s witching (DBS) technique t o r educe s uch l eakage c urrent. For reference, Figure 5.6a shows the original schematic of the charging path in the DRR structure, where the bulk of the charging transistor is dynamically biased. Although this approach decreases leakages, it increases the risk for flow-back current to occur. This is due to the fact that  $V_{OUT}$  and  $V_{CAP-1}$  are not linked together, except for the time intervals when  $M_7$  conduct (startup).

In order to closely link  $V_{OUT}$  and  $V_{CAP-I}$ , and to limit their voltage differences to the voltage drop of a forward-biased diode, we propose inserting diodes connected with reverse polarity in parallel with the diode-tied charging transistors,  $M_7$ . Figure 5.6b shows a basic implementation of a proposed circuit solution called close-track biasing. For positive source cycles, the combination of diode-connected transistor  $M_7$  and the parallel diode  $D_1$  limits the voltage difference between  $V_{CAP-I}$  and  $V_{OUT}$  to at most one MOS transistor threshold voltage. This reduces the possibility for flow-back current to occur. The dual of this circuit must be used in the same manner between the other boot strapped c apacitor,  $C_{B2}$ , and t he out put node, t o r educe t he flow-back current in negative source cycles. The diodes  $D_{1/2}$  may be implemented using diode-tied MOS transistors.

In a simplified implementation of close track biasing, we propose to use the existing parasitic diode pr esent be tween t he dr ain a nd t he bulk of c harging t ransistors,  $M_{6-7}$ , to implement the desired parallel back propagating diodes. This reduces the complexity of the circuit, and its die area. Figure 5.6c illustrates the new charging path setup for this DRR structure (called DRR-4).

This new c harging path s tructure is a key c omponent of the r ectifier c onfiguration c alled DRR-4 that produces the best performance among all those proposed or considered as will shown in the rest of this paper. The proposed arrangement is called close-track biasing because it implies  $V_{CAP-1}$  to closely follow  $V_{OUT}$  against its variations over time. Here, the diode-connected MOS transistor behaves as a charging element, while the parasitic diode, created between its drain and bulk junctions, operates as a parallel diode to implements the short-track path.

At this stage, based on the knowledge and experience developed so-far, the design of the rectifier based on the DRR-4 configuration is relatively simple as it does not require dynamic bulk b iasing an d i ts as sociated ch allenges. Figure 5.7 i llustrates the i mpact of the proposed configuration on the power efficiency of the DRR structure, where the circuit elements reported in Table 5.1 are used. It demonstrates that when compared to the DRR-1 and DRR-2 structures, the pow er efficiency is i mproved over a wide r ange of i nput pe ak v oltages. For i nstance, comparing DRR-4 and DRR-1 circuits, the increases in power efficiency are 14% and 20% for input peak voltages of 0.8 V and 1 V, respectively. This improvement is mostly explained by the fact that the new rectifier configuration with close track biasing reduces the flow-back current. Thus, the energy efficiency of the boot strapping technique is not compromised even for short time intervals.

It was a lso obs erved t hat t he ne w pr oposed configuration doe s not affect t he vol tage conversion ratio. The simulations with the same circuit parameters performed to compare DRR-4 and DRR-1 show the remarkably higher VCR of DRR-4. Therefore, using the proposed close-track b iasing (DRR-4) t o r educe t he flow-back c urrent i s a dvantageous from t he pow er and



**Figure 5.7.** Simulated p ower ef ficiency f or D RR structures with and without the parallel diode.

voltage e fficiency s tandpoints, e specially for l ow-voltage a pplications w here t he i nput pe ak amplitude is less than 1 V.

# 5.4 Low-Area Bootstrapped Rectifier

The pr eviously p roposed t opologies for a full-wave r ectifier u sed t wo s eparate l arge bootstrapped capacitors ( $C_{B1}$  and  $C_{B2}$ ), of 50 pF each, along with large charging diode-connected MOS transistors,  $M_{7-8}$  [17]. This may limit their applicability when silicon area is tight. In order to s ave s ilicon a rea, while be nefiting from i mproved pow er c onversion e fficiency, a nd a n



**Figure 5.8.** Schematic of t he pr oposed s ingle-reservoir topology: a) Rectifier architecture (SRR), b) Control circuit.

increased out put vol tage f or a given i nput s ource a mplitude, w e now propose a new s inglereservoir full-wave rectifier (SRR) that exploits bootstrapping techniques. The structure, shown in Figure 5.8a, has a bridge-like configuration augmented by a polarity selective control scheme. The control module consists of circuitry which provides the proper path from the upper plate of the boot strapped capacitor,  $C_B$ , to the gate of the pMOS main pass transistors that is active in each respective conduction cycle,  $M_{3.4}$ . With this configuration, a single capacitor,  $C_B$ , serves as charge reservoir for reducing the effective threshold voltage of the pass transistors,  $M_{3.4}$ , in both positive and negative source cycles. Thus, it leads to significant silicon area savings.

The SRR configuration, as the DRR-1, is formed as a gate cross-coupled configuration for main nMOS pass devices,  $M_{1-2}$ , which provide the ground for the dual parts of the circuit in each source cycles. Therefore, it benefits from its associated advantages such as applying to the gates of the s elected M OS transistors a v oltage s wing la rger th an the one obtained w ith di ode-connected nMOS transistors in the conventional structure. This leads to a higher ON/OFF current ratio.

As will be shown in the sequel, the bootstrapped reservoir,  $C_B$ , can be significantly smaller than the total s ize of the c apacitors in the various DRR structures. Indeed, in addition to the obvious g ain of replacing 2 capacitors b y one, the s ize of the c apacitor c an also be r educed further b ecause, dur ing t he c harge phase, t here i s onl y an indirect connection be tween t he reservoir and the gates of the main pass devices, thus charge sharing is reduced. Considering the time constant associated with the charging path of the bootstrapped capacitor (consisting of  $M_5$  or  $M_6$  along with  $M_7$ ) and to obtain effective threshold reduction, it is necessary to inject enough charges into the bootstrapped capacitor ( $C_B$ ). Thus, the size of  $M_{5-7}$  must be selected carefully. Nevertheless, due t o the s maller boot strapped c apacitor, when compared t o the various D RR structures, transistor  $M_7$  could be remarkably smaller than the corresponding device in Figure 5.1b.

### 5.4.1 Control Circuit

The control circuit is responsible for connecting the bootstrapped capacitor  $(C_B)$  to the gate terminal of t he given m ain pass de vices  $(M_{3.4})$ . I t c onsists of a dual s witching circuitry

implemented to act in either positive or negative input cycles. It does not include complex circuit techniques which are commonly power hungry. Figure 5.8b shows the schematic of the control circuit for both input cycles. Ignoring first the impact of MOS threshold voltage for simplicity,  $M_8$  operates during positive cycles ( $V_{In+}>V_{In-}$ ) while  $M_{11}$  checks for valid load charging condition ( $V_{In}>V_{Out}$ ). If both conditions are true,  $M_{13}$  (connecting the gate of M<sub>3</sub>,  $V_{GM3}$ , to  $V_{CAP}$  in Figure 5.8a) provides the path from the bootstrapped capacitor to the gate of the main pass transistor,  $M_3$ . This path can be biased in a way that compensates for the voltage drop that  $M_3$  threshold could induce. Recall that  $M_3$  regulates the current from the input source to the load in positive cycles, but that it could also adversely contribute to reverse current and leakage if not controlled properly.

Wirelessly powered applications may have to operate from distorted RF signals. This may be due to rapid changes in distance and/or orientation of the wirelessly powered device with respect to the source. In such cases, the rectifier should be capable of handling asymmetrical input cycles in an efficient way. The symmetry in the proposed circuit ensures that it can handle distortion of the input signal. Thus, the proposed rectifier maintains its high power efficiency if positive and negative peak amplitudes are different. A detailed an alysis of the impact of as ymmetrical input cycles a nd of f urther c incuit s implifications a re be yond the scope of t his paper a nd w ill b e presented elsewhere.

This circuit should be optimized by adjusting the size of the transistors to operate at different source frequencies. This is necessary to attain a dequate time constants for the charging paths of the b ootstrapped ca pacitor. In t he pr oposed c onfiguration,  $M_8$  and  $M_{11}$  are m inimum size transistors to reduce loading and to allow switching faster. Transistor  $M_{13}$  must be fairly large in order to drive the gate of the wide main pass transistor ( $M_3$ ) pr operly. Note that the maximum voltages are applied on the gates of these transistors to reduce  $R_{ON}$ , resulting in smaller power dissipation and voltage drop.

The dual part of the control scheme acts in the same manner for negative input cycles. Here, transistors  $M_9$  and  $M_{10}$  are activated by the same mechanism as described for  $M_8$  and  $M_{11}$  in source positive cycles. It leads  $M_{12}$  to conduct and connect the bootstrapped capacitor ( $C_B$ ) to the gate of the other main pass device ( $M_4$ ). Depending on the process capabilities,  $M_{12}$  and  $M_{13}$  are

implemented with lo w-threshold transistors to improve t he pe rformance of t he c ircuit. A n advantage of t he new de sign is i ts c ompatibility w ith standard CMOS pr ocesses, w here implementing integrated capacitors is often feasible.

The bulk of the charging transistor,  $M_7$  is connected to  $V_{OUT}$  to benefit from the advantages of the close-track biasing method (first uncovered with DRR-4), in order to reduce the flow-back current from the load to the source.

It was observed, as in the DRR structure, that dynamic biasing of the bulk terminals of the main p ass transistors  $(M_{3-4})$  m ay significantly r educe the overall pow er efficiency. Indeed, the transistors employed in DBS circuits remain off when the voltage difference between their source and gate is too low to allow conduction. Therefore, the bulk of the main pass transistors  $(M_{3-4})$ , as well as the auxiliary path transistors  $(M_{5-6})$  were connected to  $V_{OUT}$  because it is the h ighest voltage available during most of the rectifier operating period due to the presence of an output charge reservoir.

Various schematics-based simulations demonstrate that the new rectifier topology can operate over a wide range of operating frequencies up to 50 MHz. Figure 5.9 plots the power and voltage conversion efficiencies in relation to the input source frequency. As listed in Table 5.1, the same source amplitude and load (3.3 V peak,  $R_L=2 \ \text{k}\Omega$ ,  $C_L=200 \text{ pF}$ ) were used. Here, the rectifier was optimized such that it presents the maximum power and voltage conversion efficiencies at a 10 MHz operating frequency. Larger bandwidth may be obtained if a dequate optimizations are performed.



**Figure 5.9.** Performance of the proposed rectifier over different input source frequencies.

An i mportant de sign c oncern i s t he s ize of t he boot strapped c apacitor ( $C_B$ ). I ntegrated capacitors consume considerable d ie ar ea when i mplemented u sing standard C MOS processes. Figure 5.10 shows how power efficiency and vol tage conversion r atio v ary with boot strapped capacitor s ize. It s hows t hat, o ver a s pecific r ange o f c apacitance, t he design p erformance i n terms of PCE and VCR does not depend strongly on the size of the embedded capacitors. The decrease in PCE and VCR for very small bootstrapped capacitors can be explained by the impact of leakage within the capacitor itself as well as the one associated with the transistor parasitics in the c ontrol c ircuit. F rom F igure 5.10, the SRR offers an efficiency close to its maximal value with a 4 pF capacitor when integrated with a standard CMOS process.

We have compared the simulation results of S RR and D RR-4. While having comparable



**Figure 5.10.** Simulated p ower efficiency and voltage conversion ratio versus bootstrapped capacitor size.



**Figure 5.11.** Simulated pow er c onversion e fficiency ve rsus i nput peak amplitude for double- and single-reservoir rectifier structures.

power efficiencies, the bootstrapped capacitors are 50 pF each in DRR-4 and 6 pF in SRR. Figure 5.11 shows the power conversion efficiency variation versus input amplitude for these different structures with their elements configured as listed in Table 5.1. With a source voltage higher than 0.90 V, the n ew r ectifier p resents p ower e fficiencies as h igh as t hat offered b y the D RR-4 topology. In fact, due to the indirect path from the bootstrapped capacitor to the gate of the main pass transistors, charge sharing between the bootstrapped capacitor and the parasitics associated with the gate of very large main pass transistors occurs for only a fraction of the input source period, when  $M_{11}/M_{12}$  is ON. The use of a smaller bootstrapped capacitor also implies shorter settling time for charging close to the peak voltage. This results in a more effective threshold compensation.

The proposed SRR was laid out and fabricated using a 0.18  $\mu$ m 6-Metal/2-Poly TSMC 3.3 V standard CMOS process. It measures 180x600  $\mu$ m<sup>2</sup>. Figure 5.12 depicts the die photomicrographs of t he ch ips comprising t hese s tructures. H ere, t he ar eas l abeled A , B, an d F i ndicate t he bootstrapped capacitors ( $C_{B1-2}$  and  $C_B$ ), C, D, G, and H indicate the main pass transistors ( $M_{1-4}$ ), E and K indicate the bootstrapping transistors ( $M_{5-8}$ ) and control circuitry.

Comparing t he s ilicon a rea c onsumed b y S RR and a previously fabricated D RR-1 circuit  $(530x670 \ \mu m^2)$  embedding transistors of comparable sizes shows a saving of almost 70% in die area.



**Figure 5.12.** Photomicrograph of chips for different rectifier structures: a) double-reservoir. b) single-reservoir.

The measurement s etup and protocol explained in [17] was used to measure the input and output vol tages a nd pow er i n or der t o c alculate t he vol tage a nd pow er e fficiencies. T he simulations were c onducted on s chematics and l ayout vi ews of t he ne w de sign t o ve rify th e consistency o f t he r esults f or t he ne w r ectifiers. B ased on t he w aveforms obt ained f rom measurements of SRR, an average output voltage of 2.79 V is obtained. This measured voltage represents a VCR of 85% at the given frequency.

Figure 5 .13 pl ots t he m easured a nd t he post-layout s imulated VCRs of the S RR f or the uniformly assumed load condition with a 10 MHz source frequency. At 1.0 V, 1.8 V, and 2.8 V input peak amplitudes, measured voltage conversion ratios of 82%, 79%, and 78% are obtained.



**Figure 5.13.** Measured voltage conversion ratio of the proposed SRR as a function of input peak amplitude when operating at f=10 MHz.

The plot also shows that the proposed rectifier maintains its high voltage conversion ratio for the wide range of input peak amplitude supported by the CMOS process used.

Some parasitics influence the experimental measurements. For instance, there are parasitics associated with the gate of the large native nMOS transistors ( $M_{11-12}$ ), the large interconnection metal s trips, and the s ignificant p arasitic c apacitances associated with the o utput p ads and oscilloscope probes. From the measurements, it seems that these parasitics have acted in a way that improves the VCR of the SRR as compared to post-layout simulations, for different source peak a mplitudes. Note t hat the S RR t opology u ses a r elatively s mall b ootstrapped c apacitor, compared to the DRR structure. Therefore, such parasitics tend to play a more significant role in the performance of SRR compared to DRR structure.

It was not ed t hat the m easured V CR s lightly d egrades under high i nput pe ak a mplitudes (more than 1V), while the one predicted with post-layout simulations keeps increasing. We also observed from the measurements that the phenomenon is not destructive and performance is very repeatable over a long test period. Noting that the rectifier is laid-out using 3.3 V design rules, no simple explanation of this observation could be derived. Considering the floating nature of the source s ignal and e stablishing the reference ground with respect to the output of the rectifier, some parasitic pa ths m ay be a ctivated w hen t he s ource vol tage i ncreases. A s part o f our investigations in relation with those observations, we considered parasitics as sociated with the measuring pr obes and s etup t ransformers, along with s eries r esistive p aths m ade b y bonding wires. We measured the current flowing through the global substrate to the ground and observed some significant currents. We could not localize the junctions causing such leakage as our circuit is not s ufficiently i nstrumented f or s uch de bugging pu rposes. A s t his phe nomenon i s not dominant and does not preclude effective used of the SRR, we left this issue for future research.

Figure 5 .14 d epicts t he m easured pow er e fficiency v ersus i nput p eak a mplitude f or t he proposed SRR rectifier with the same load conditions, as previously cited, at a source frequency of 10 MHz. The overall power efficiency is measured to be 76%, 77%, and 70% at 0.8 V, 1.8 V, and 2.8 V peak input source amplitude. The results were found to be in good agreement with the simulations i n t he de sired i nput pe ak r ange up t o 2 V. T he s light di fference be tween t he



**Figure 5.14.** Measured power conversion efficiency of the SRR fullwave rectifier versus input peak amplitude operating at f=10 MHz.

measurements and the post-layout simulation can be explained by the power dissipated within the large interconnection metal strips, and the parasitics associated with the measurement probes and large pads. These are not very well modeled within the simulation environment. Thus, one may expect more consistent measurements by using probe connections on die instead of the pads.

From the m easurement, f or the d esign l aid-out based on 3.3 V design r ules, under peak amplitudes larger than 2.0 V, the PCE is degraded somewhat similarly to the VCR. The excessive leakage c urrent flowing under s uch c onditions e ventually r esults in a larger power dissipation within the r ectifier. Based on s eparate measurements, i t w as a lso obs erved t hat the power efficiency decreases with load current and our best hypothesis is again that some leakage paths that we could not isolate get activated.

Table 5.2 presents the comparison between the measured characteristics obtained from the proposed rectifier and the most advanced full-wave rectifiers, described in the literature. The last three de signs us e boot strapping t echniques. N ote t hat t hey a re quot ed f or d ifferent l oad conditions, and processes.

Unfortunately, the existing differences in terms of process and feature size make it difficult to compare reported characteristics of state-of-the-art rectifiers. However, for the source amplitude range reported in Table 5.1, the comparison results confirm that the proposed rectifier topology generates t he be st out put vol tage and pow er efficiency compared t o other r eported results,

Rectifier Topology	Process	Source Amplitude (V)	Output Voltage (V)	Power Efficiency (%)
V <sub>TH</sub> Reduction [12]	CMOS 0.25 μm	2.5	1.45	65
Self V <sub>TH</sub> Cancelation (SVC) [24]	CMOS 0.18 µm	1.8	-	32
Differential-Drive SVC [23]	CMOS 0.18 µm	1.8	-	67
Previous work [17]	CMOS 0.18 μm	1.8	1.20	71
This work (SRR)	CMOS 0.18 μm	1.8	1.42	77

 Table 5.2. Comparison with most advanced rectifier characteristics

particularly when operating from a low source voltage.

The proposed rectifier is capable of handling significant load currents. This is not the case for some ot her t opologies, f or w hich t he l oad ha ndling c apability de pends on t he s ize of the capacitors. The design reported in [21] uses large off-chip capacitors in the micro-Farad range, which is a gainst our objective for implementing integrated rectifiers. The proposed design also uses a standard CMOS process with significantly longer feature size in fabricating the rectifier.

Measurements reported in [24] also confirm that the rectifier proposed in that reference is not a good candidate for implementing rectifiers with high voltage and power efficiencies when using a low source voltage.

The SRR proposed in this paper presents significantly larger power and voltage conversion efficiencies compared t o all d ouble-reservoir s tructures. F or instance, a t 1.8 V input pe ak amplitude, the SRR achieves 8% and 18% increased in PCE and VCR while it save almost 70% of the die area, compared to DRR-1 topology.

# 5.5 Conclusions

Improvements applicable to a double-reservoir integrated full-wave rectifier were presented. They significantly improve its performance in terms of power and voltage conversion efficiencies by reducing the flow-back current while removing the need for auxiliary paths. The improved rectifier (DRR-4) presents 14% and 20% respective increases in power efficiency for input peak voltage of 0.8 V and 1 V when compared to basic double-reservoir rectifier (DRR-1) structure. A single-reservoir (SRR) full-wave integrated rectifier was also introduced. It employs MOS-based gate cr oss-coupled nM OS s witches, a long with pM OS s witches c ontrolled t o ha ver educed effective threshold, thus reducing the forward voltage drops in AC to DC conversion. This results in very low vol tage d rop a cross t he MOS s witches and high pow er e fficiency. A n i mproved control scheme driving the main pass transistors with the highest voltages available in the circuit is used to connect a single bootstrapped capacitor to the main pass switches. This reservoir holds enough charges to reduce the effective threshold voltage of the selected MOS switches in both positive and negative input source cycles. The SRR rectifier uses low-threshold transistors. It achieves a 70% s avings in s ilicon a rea c ompared t o a p reviously r eported doubl e-reservoir structures. Experimental measurements were found to be in good a greement with post-layout simulations results. For a source peak amplitude of 1.8V, the proposed rectifier presents 8% and 18% increase in power and voltage conversion efficiencies, compared to previously reported double-reservoir t opology (DRR-1). T he m easurements s how t hat t he new r ectifier presents significantly higher performance when the AC source amplitudes has less than 1 V peak.

# **5.6 References**

- [1] C. Alippi, and C. Galperti, "An Adapative System for Optimal Solar Energy Harvesting in Wireless Sensor Network Nodes," IEEE Trans. Circuits and Systems-I: Regualr Papers, vol. 55, no. 6, pp. 1742-1750, July 2008.
- [2] P.-Y. Chen, et al., "A Low-Cost VLSI Architecure for Fault-Tolerant Fusion Center in Wireless Sensor Networks," IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 57, no. 4, pp. 803-813, Apr. 2010.

- [3] A.D. D eHennis, a nd K.D. W ise, "A w ireless microsystem f or th e r emote s ensing o f pressure, t emprature, and r elative h umidity," IEEE J. M icroelectromechanical S ystems, vol. 14, no. 1, pp. 12-22, Feb. 2005.
- [4] V. Pillai, et al., "An Ultra-Low-Power Long Range Battery/Passive RFID Tag for UHF and Microwave B ands With a Current Consumtion of 700 nA at 1.5 V," IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 54, no. 7, pp. 1500-1512, July 2007.
- [5] G.K. B alachandran, a nd R.E. Barnett, "A P assive U HF R FID Demodulator W ith RF Overvoltage P rotection and S utomatic W eighted T hreshold A djustment," IEEE. T rans. Circuits and Systems-I: Regular Papers, vol. 57, no. 9. Pp. 2291-2300, Sep. 2010.
- Y. H u, a nd M . S awan, "A F ully Integrated Lo w-Power BPSK D emodulator f or Implantable Medical Devices," IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 52, no. 12, pp. 2552-2562, Dec. 2005.
- [7] B. Gosselin, et al., "A mixed-signal multichip neural recording Interface with bandwidth reduction," IEEE Trans. Biomedical Circuits and Systems, vol. 3, no. 3, pp. 129-141, June 2009.
- [8] N. Soltani, and F. Yuan, "A High-Gain Power-Matching Technique for Efficient Radio-Frequency Power Harvest of Passive Wireless Microsystems," IEEE. Trans. Circuits and Systems-I: Regular Papers, vol. 57, no. 10, pp. 2685-2695, Oct. 2010.
- [9] A. Dolgov, R. Zane, and Z. Popovic, "Power Management System for Online Low Power RF E nergy H arvesting Optimization," IEEE. T rans. C ircuits and S ystems-I: R egular Papers, vol. 57, no. 7, pp. 1802-1811, July 2010.
- [10] G. Wang, et al., "Design and Analysis of an Adapative Transcutaneous Power Telemetry for Biomedical Implants," IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 52, no. 10, pp. 2109-2117, Oct. 2005.
- [11] K. Finkenzeller, RFID-Hnadbook. John Wiley and Sons Ltd., 2003.
- [12] E. Lee, et al., "A Biomedical Implantalbe FES Battery-Powered Micro-Stimulator," IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 56, no. 12, pp. 2583-2593, Dec. 2009.

- [13] Ch. Sauer, et al., "Power Harvesting and Telemetry in CMOS for Implanted Devices," IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 52, No. 12, pp. 2605-2613, Dec. 2005.
- [14] M. G hovanloo a nd K. Najafi, "Fully i ntegrated w ideband hi gh-current r ectifiers for inductively powered d evices," IEEE J. S olid-State C ircuits, vol. 39, no. 11, pp. 1976 – 1984, Nov. 2004.
- [15] S. Hashemi, M. Sawan, and Y. Savaria, "A novel fully-integrated dropless voltage cmos rectifier for w irelessly p owered d evices," P roc. Int'l C onf. on Microelectronics (ICM'2007), pp. 333–336, Egypt, Dec. 2007.
- [16] S. Hashemi, M. Sawan, and Y. Savaria, "Fully-Integrated Low-Voltage High-Efficiency CMOS R ectifier for W irelessly P owered D evices," IEEE J oint C onference N EWCAS-TAISA'09, France, Jul. 2009.
- [17] S. H ashemi, M. S awan, and Y. S avaria, "A High-Efficiency L ow-Voltage C MOS Rectifier for Harvesting Energy in Implantable Devices," Paper to appear, TBioCAS.
- [18] T. U meda, et a l., "A 950-mhz r ectifier circuit f or s ensor ne twork t ags w ith 10 -m distance," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 35–41, Jan. 2006.
- [19] T. Lehmann and M. Cassia, "1-v power supply cmos cascode amplifier," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1082–1086, Jul. 2001.
- [20] C. P eters, et al., "E xperimental R esults on P ower E fficient single-Poly Floating G ate Rectifier," IEEE Int'l Symp. Circuits and Systems (ISCAS), Taiwan, 2009.
- [21] T. Le, J. Han, A. von J ouanne, K. Mayaram, and T. Fiez, "Piezoelectric micro-power generation interface circuits," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1411–1420, June 2006.
- Bawa G., and Ghovanloo M., "Active High Power Conversion Efficiency Rectifier With Built-In D ual-Mode Back T elemetry i n S tandard C MOS T echnolody," IEEE J.
   Biomedical Circuits and Systems, vol. 2, no. 3, pp. 184-192, Sep. 2008.

- [23] J. C oulombe, e t a l., "A H ighly Flexible S ystem f or M icrostimulation o f th e V isual Cortex: Design and Implementation," IEEE Trans. Biomedical Circuits and Systems, vol. 1, no. 4, pp. 258-269, Dec. 2007.
- [23] K. Kotani and T. Ito, "High efficiency CMOS rectifier circuits for UHF RFIDs using Vth cancellation t echniques," IEEE 8<sup>th</sup> Conf. A SIC (ASICON'09), pp. 20-23, C hina, O ct. 2009.

### Chapter 6 : GENERAL DISCUSSION

Conventional bridge and gate cross-coupled r ectifier topologies are not sufficiently power efficient, particularly when input amplitudes are low. Depending on their rectifying element, their power efficiency is constrained by either the forward-bias voltage drop of a diode or the threshold voltage of a di ode-connected M OS t ransistor. T his n egative i mpact b ecomes i ncreasingly significant in the design of low-voltage pow er supplies, which is the case for new sub-micron CMOS technologies.

Furthermore, tr ansistors imp lemented w ith C MOS p rocesses co mmonly share a g lobal substrate. Depending on the biasing of the bulk terminals, there exist time intervals in which a significant a mount of l eakage c urrent m ay flow from the bulk of pM OS t ransistors i nto the substrate. This leakage current through the main pass M OS transistors which c arry high load currents may drastically affect the overall power efficiency of a rectifier and potentially trigger a latch-up condition. For rectifier circuits where input and output voltages vary significantly over time, this scenario is very likely.

Advanced passive rectifiers use circuit techniques to effectively reduce the threshold voltage of MOS diodes. For this purpose, they apply threshold cancellation methods which benefit from a DC voltage generated in an idle phase to reduce the effect of  $V_{Th}$  of MOS transistors in the active phase. Applying the floating gate technique is also reported as a means to program the threshold voltage of the given M OS transistor during s etup and e rase phases. However, this technique requires hi gh-voltages, and s ubjects the d esign to long term r eliability problems. Another technique uses bootstrapped c apacitors to r educe the effective threshold voltages. Among c urrently known t echniques, t his i s t he be st s uited w ith a dvanced s tandard C MOS processes, w here implementing integrated capacitors is feasible.

Active rectifiers use active circuits to control the conduction angle of low-loss MOS switches. These rectifier configurations have been reported to have higher power efficiency compared to their passive counterparts. They offer faster switching between the ON and OFF states and allow reducing leakages. However, they generally require an independent power source to operate and the a ssociated e xtra c incuitry adds t o de sign c omplexity a nd pow er c onsumption. T hese drawbacks typically outweigh the benefits they offer and limit their application to systems where an auxiliary power source is present.

## 6.1 Active Rectifier

An active r ectifier w ith a gate cr oss-coupled t opology is pr oposed in chapter 3, w hich replaces the di ode-connected M OS transistors of a c onventional r ectifier w ith low-loss MOS switches. The proposed rectifier structure uses the inherent characteristics of MOS transistors as comparators to replace the explicit comparators, dynamic bulk biasing of main pass switches to reduce leakage currents, and pull-up transistors to avoid floating gates. Results obtained from simulations a nd me asurements r eveal th at the p roposed r ectifier e xhibits s ignificantly h igher power and vol tage conversion efficiencies compared to conventional full-wave d iode rectifier (FWDR) a nd gate c ross-coupled r ectifier (GCCR) structures f or a w ide r ange o f o perating frequencies in the MHz range. Moreover, contrary to the previous designs, the new rectifier does neither require an internal power source nor an auxiliary signal path for power delivery at startup. Delivery o f hi gh l oad currents is a nother f eature of the proposed r ectifier. W ith a source amplitude of 3.3 V, w hen c ompared t o t he gate c ross-coupled t opology, the p roposed a ctive rectifier o ffers pow er and vol tage c onversion efficiencies i mproved by up t o 10% and 16% respectively.

# 6.2 Bootstrap Passive Rectifiers

### 6.2.1 Double-Reservoir Bootstrapped Rectifier

A new passive rectifier c onfiguration for wirelessly pow ered de vices is a lso pr esented in chapter 4. It uses two bootstrapped capacitors to effectively reduce the threshold voltage of main pass s witched when they are c onducting. D ouble-reservoir b ootstrapped r ectifier combines the gate c ross-coupled c onfiguration with t he boot strapped t echnique t o build a new r ectifier architecture that has a v oltage drop smaller than the other configurations and that is capable of handling large load c urrents. The r ectifier us es dual structure for positive and ne gative s ource cycles. The dual structure consists of auxiliary and capacitor charging paths along with dynamic

bulk biasing of charging diode-connected MOS transistors. The bulk of charging diode-connected MOS transistors are dynamically biased to reduce the leakage current from their bulks to the global substrate. It achieves a significant increase in its overall power efficiency and low voltage-drop compared to conventional rectifier passive topologies. Therefore, the rectifier is good for applications with low-voltage power supplies and large load current.

When c onnected t o a s inusoidal s ource of 3.3 V pe ak a mplitude, it a llows i mproving t he overall power efficiency by 11% compared to the best recently published results given by a gate cross-coupled-based s tructure. In a ddition, t he pr oposed r ectifier pr esents a n a verage out put voltage up to 210% higher than the best previously reported circuits when the peak amplitude of the sine source drops down to 0.8 V AC. Yet, there exists time intervals when the leakage reverse current may flow from output towards the source degrading the overall power efficiency.

### 6.2.2 Improvements in Double-Reservoir Bootstrapped Rectifier

Improvements a pplicable t o a doubl e-reservoir i ntegrated full-wave r ectifier w ere presented in chapter 5. They significantly improved the performance of the rectifier in terms of power and voltage conversion efficiencies.

#### 6.2.2.1 Short-Auxiliary Paths

Within the original D RR s tructure, there are circuit b ranches that allow charging the holding capacitors and they are essential when there is no ot her means of harvesting power within the design, es pecially at s tartup. Moreover, there are t ransistors which their s ource t erminals are connected to varying voltages providing adequate biasing for the bulk of the exposed transistors is essential as these transistors may inject (leakage) current into the substrate and induce latch-up. An improvement to or iginal D RR s tructure, so-called s hort a uxiliary p ath, is proposed which employs the parasitic diode formed at the junction of a diffusion island and the bulk of the main pass switches. It acts as an auxiliary path, providing proper bias to the main switches.

#### 6.2.2.2 Flow-back Free Scheme

Another improvement in the DRR circuit consists of introducing circuit techniques to reduce the reverse leakage current from load to source during time intervals when the input voltage gets smaller than the voltage on the output node. This leakage current may significantly degrade the performance of t he r ectifier f rom a p ower efficiency s tand p oint. Different s olutions to th is problem were suggested in chapter 5. It includes control scheme and close-track schemes. The control scheme, eventually leads to a charge transfer from the input source toward the load only when the input voltage is greater than the output voltage, and it blocks the reverse leakage current that could otherwise flow via main pass transistors in other conditions. However, for input peak voltages larger than 1.0 V, compared to a rectifier for which the circuit elements are optimized for the exact source and load parameters, the overall power efficiency is slightly degraded.

In order to closely link the voltages on out put node and bootstrapped capacitor, and to limit their vol tage di fferences, we proposed the close-track s cheme where diodes connected with reverse polarity are inserted in parallel with the diode-tied charging transistors. In a simplified implementation of close track biasing, the existing parasitic diode presented between the drain and the bulk of charging transistors was used to implement the desired parallel back propagating diodes. This reduced the complexity of the circuit, and its die area. The improved rectifier (DRR-4) presents 14% and 20% respective increases in power efficiency for input peak voltage of 0.8 V and 1 V when compared to basic double-reservoir rectifier structure.

## 6.3 Single-Reservoir Bootstrapped Rectifier

The need for two separate large b ootstrapped capacitors of 50 pF e ach, a long with large charging diode-connected MOS transistors in DRR structures may limit their applicability when silicon a rea is tight. A single-reservoir rectifier was also introduced in chapter 5, in which a single boot strapping c ircuit s erves f or the t wo c onsecutive i nput c ycles i nduced b y pol arity reversal of t he A C s ource. In t his ar chitecture, a s mart p olarity s elective co ntrol s cheme i s developed such that it connects the bootstrapping capacitor to the gate of the relevant main pass transistor in e ither of in put c ycles. Indeed, i n a ddition t o the obvious g ain of replacing two

capacitors by one, the size of the capacitor can also be reduced further. The symmetry in the proposed c incuit ensures that it c an handle distortion of the input s ignal. Thus, the proposed rectifier maintains its high power efficiency if positive and negative peak a mplitudes a re different.

For a source peak amplitude of 1.8V, the proposed rectifier presents 8% and 18% increase in power and vol tage c onversion e fficiencies, c ompared t o pr eviously r eported doubl e-reservoir topology (DRR-1). The measurements show that the new rectifier presents significantly higher performance w hen t he A C s ource am plitudes h as l ess t han 1 V p eak. The pr oposed s ingle reservoir rectifier also requires almost 70% less die area. From the measurements, it was noted that t he m easured VCR s lightly de grades unde r hi gh i nput pe ak amplitudes (more t han 1 V), while the one predicted with post-layout simulations keeps increasing.

# 6.4 Test and measurement setup

All of the proposed rectifiers were fabricated in a 0.18 µm 6-Metal/2-Poly TSMC 3.3 V standard CMOS process. Special test setups were also developed to realize floating sources and accomplish p recise m easurements. From m easurements, w hich are i n cl ose ag reement w ith simulation r esults, the p roposed r ectifiers of fer remarkably higher out put vol tages a nd pow er efficiencies, c ompared t o c onventional bridge and ga te c ross-coupled s tructures, w hen us ed i n low-voltage and high-current applications. All of the prototypes were designed to deliver a load current larger than 2 m A when operating in ISM band up t o 50 MHz. Some derivations in the results obt ained f rom t he s imulations a nd m easurements w ere r eported a nd t he pa rasitics associated with the proposed circuit elements, the test setup and the ESD circuits are considered as main reason for such discrepancies.

# Chapter 7 CONCLUSIONS AND RECOMMENDATIONS

### 7.1 Contributions of This Research

A new full-wave i ntegrated act ive rectifier, an d p assive r ectifiers b ased o n boot strapping capacitor technique were proposed in this thesis. The proposed active rectifier with a gate crosscoupled topology uses low-loss MOS switches in place of diode-connected MOS transistors of conventional rectifiers. Using the inherent characteristics of MOS transistors as comparators in place of an explicit comparator is another advantage of the proposed circuit. Leakage through the substrate of the main s witches is a lso min imized b y d ynamically b iasing their b ulks with the highest av ailable v oltage. Small low leakage p ull-up transistors a re a lso us ed t o he lp pr event floating gates during in active periods. Use of these transistors along with the highest available voltages i n t he ci rcuit t o co ntrol t hem r esults i n r educed channel r esistance, i ncreased transconductance, and faster switching.

Owing to these techniques, the proposed active rectifier exhibits smaller voltage drop across the m ain s witches l eading t o hi gher pow er e fficiency compared t o c onventional r ectifier structures for a wide range of operating frequencies in the MHz range. Moreover, c ontrary to previous designs, the new rectifier does neither require an internal power source nor an auxiliary signal path for power delivery at startup. Delivery of high load currents is another feature of the proposed rectifier.

Using the bootstrapping technique, different versions of high-efficiency integrated full-wave rectifiers with gate c ross-coupled t opology a re proposed. U sing t his t echnique, t he e ffective threshold vol tage o f m ain pass MOS s witches ar e r educed t o t he d ifference o f t wo t hreshold voltages, m aking the proposed r ectifiers suitable for low-voltage op eration. Implementation of the proposed rectifiers is also feasible with standard CMOS processes.

The doubl e-reservoir re ctifier u ses two boot strapping c ircuits a ttached t o m ain pa ss M OS switches; each threshold reduction circuit active for one input cycle. Auxiliary paths consisted of diode-connected M OS t ransistors a re a lso i nserted t o a ctivate t he boot strapping t echnique at

startup. D ynamic B ulk Switching (DBS) t echnique is a pplied to the bulk of di ode-connected charging transistors while the bulk of main pass switches is connected to the output voltage.

A single-reservoir rectifier is also proposed in which a single bootstrapping circuit serves for both of input cycles. In this architecture, a smart polarity selective control scheme is developed such that it connects the bootstrapping capacitor to the gate of the relevant main pass transistor in either of input cycles. Due to the indirect path from bootstrapping capacitor to the gate of main switches, the capacitor size is remarkably smaller than the double-reservoir structure leading to smaller charging transistors. The proposed rectifier presents a performance as high as a double-reservoir structure in terms of power efficiency and voltage conversion ratio while saving almost 70% of die area.

Different bul k bi asing for t he m ain a nd c harging t ransistors a re a lso s uggested. S hort auxiliary paths uses parasitic diffusion-bulk junction of the main pass switches in place of diodeconnected pMOS transistors in the auxiliary paths.

During normal operation of a bootstrapping capacitor-based rectifier, time intervals exist, in which t he c urrent f low i n t he m ain pa ss pM OS t ransistors r everses. For a r ectifier u sed i n variable s ource a nd l oad c onditions, t his f low-back c urrent m ay s ignificantly de grade t he performance of the circuit from a power efficiency stand point. To solve this problem, a flow-back current free scheme is proposed, in which a smart control circuit selectively regulates the conduction a ngle of m ain pa ss transistors a nd pr events r everse c urrent. A c lose-track s cheme using the parasitic diffusion-bulk junction diode of the charging transistor is also introduced. In this scheme, the voltage on bootstrapping capacitor closely tracks the output voltage, and limits the difference between these voltages to the voltage drop of a forward-biased diode. The resulting configuration has a r elatively s imple s tructure and pr oduces t he be st p erformance among al l double-reservoir structures for a wide range of input peak voltages.

All the p roposed r ectifiers w ere s imulated u sing the S pectreS s imulator in C adence environment a nd f abricated w ith a  $0.18 \mu m 6$  -Metal/2-Poly T SMC 3.3 V s tandard C MOS process. Special te st s etups, in cluding is olating and w ideband R F tr ansformers w ith s mall insertion and return losses were developed to realize floating sources. Precise measurements on input and output voltages and currents were carried out to calculate the power efficiency.

From m easurements, w hich a re i n c lose a greement w ith s imulation r esults, t he pr oposed rectifiers o ffer r emarkably h igher o utput v oltages, an d p ower efficiencies co mpared t o conventional bridge and gate cross-coupled structures when used in low-voltage and high-current applications.

With a source amplitude of 3.3 V, when compared to the gate cross-coupled topology, the proposed active rectifier offers power and voltage conversion efficiencies improved by up to 10% and 16% respectively. The proposed rectifier using the boot strap technique, including double-and single-reservoir schemes, are well suited for very low input amplitudes. They present power and voltage conversion efficiencies of 75% and 76% at input amplitude of 1.0 V and maintain their hi gh e fficiencies over i nput a mplitudes greater t han 1.0V. S ingle-reservoir boot strap rectifier a lso reduces die area by 70% compared to its double-reservoir counterpart. All of the proposed rectifiers are implemented using CMOS 0.18  $\mu$ m technology and our prototypes were designed to deliver a load current larger than 2 mA when operating in ISM band up to 50 MHz.

### 7.2 Directions/Recommendations for Future Work

In t his s ection, w e address s everal ope n a venues f or f uture work a long w ith recommendations based on our experience and findings throughout this study.

# 7.2.1 Single-Reservoir Bootstrapped Rectifier with Asymmetrical Input Cycles

The proposed single-reservoir bootstrap rectifier uses a close-track scheme with independent controls f or pos itive a nd ne gative i nput c ycles. T his dual c ontrol structure e nsures t hat t he rectifier can handle distortion of the input signal in order to maintain its high power efficiency if positive and negative peak amplitudes are different. However, one may imagine other situations in which the input source amplitude is not significantly distorted. An example of an undistorted input signal is in the inductively powered biomedical implants, where the distance and orientation of the transmitter and the receiver are almost fixed and/or an implant drives an almost constant

load. A detailed analysis of the impact of such symmetrical input cycles and of further circuit simplifications may be of interest.

### 7.2.2 Circuit Reliability Test

An interesting continuation of this work is to test the reliability of the proposed bootstrapped rectifiers. While the principle of operation is sound, a thorough verification would further prove the concept viable. The experimental prototype was tested with input amplitudes up to 5V with no device degradation or failure in the short term. While the prototype survived many attempts of input voltages higher than the allowable 4.6V limit in the 3.3V thick oxide devices, evaluation of long term reliability of c ircuits was b eyond the s cope of th is research. This study could be carried out with a reliability simulator of the bootstrap circuit, such as the Berkeley Reliability Tool, and with the actual accelerated stressing of a statistically large population of test devices. For applications where a high input amplitude is possible, a protection circuitry is required to limit the overstress to rectifier transistors.

#### 7.2.3 Input Matching Network Analysis

The impact of input matching ne tworks was previously a nalyzed for the power harvesters with large output capacitance and charge pump based rectifiers with high input capacitance. It was shown that proper matching at the interface of generators and rectifier may result in significant power efficiency improvement. C ontrary to previous a pplications, the input impedance of bootstrapped rectifiers is not significantly capacitive. This fact, when considered along with the diversity of rectifier applications, may encourage further investigations. It is then of high interest to study the impact of an embedded input matching network on the performance of bootstrapped rectifiers.

### 7.2.4 Modified Passive-Active Rectifier

In a passive-active structure, the first stage of the rectifier is a completely passive block used to convert the negative half waves of the input AC signal into positive ones, with the voltage drop equal to the drain-to-source voltage drop of MOS switches. Use of operational amplifiers in place of comparators was also reported to be beneficial. Considering these points, one may realize a new active polarity converter stage, implemented using active diodes in place of cross-coupled MOS switches. The active diodes would consist of MOS switches controlled by an operational amplifier with differential outputs. The presence of the OPAMP and the higher voltage at the MOS gates will reduce the voltage drop across the switches and makes the switching faster. It also reduces the chance for short-circuit current flow between the supplies, due to simultaneous conductions of cascode transistors. This undesired current may not be negligible when the input amplitude is about the threshold voltage of the switches.

### 7.2.5 Active Rectifier with Low Effective Switching Frequency

Active r ectifiers ar e generally m ore p ower e fficient t han t heir co unterpart, t he p assive rectifiers. However, their application is mainly limited to low and medium operating frequencies. This is because the power efficiency of an active rectifier is mainly constrained by its switching losses. These losses have quadratic dependence on the operating frequency. Therefore, lowering the effective switching frequency for the comparators may result in significant power savings. This could be done by using some learning from source and load conditions over time in specific periods of rectifier operation.

### **BIBLIOGRAPHIE**

- [1] Adriaensen S., Flandre D., and Dessard V., "Ultra-Low Power Basic Blocks and Their Uses," Patent EP1217662, 2002.
- [2] Ahmadi M .M., a nd Jullien G ., " A F ull C MOS V oltage R egulating C ircuit f or Bioimplantable Applications," Midwest Symp. Circuits and Systems, vol. 2, pp. 988-991, USA, 2005.
- [3] Akin T., Najafi K., and Bradley R.M., "A Wireless Implantable Multichannel Digital Neural R ecording S ystem for a M icromachined S ieve E lectrode," IEEE J. S olid-State Circuits, vol. 33, no. 1, pp. 109-118, Jan. 1998.
- [4] Alippi C., and Galperti C., "An Adapative System for Optimal Solar Energy Harvesting in Wireless Sensor Network Nodes," IEEE Trans. Circuits and Systems-I: Regualr Papers, vol. 55, no. 6, pp. 1742-1750, July 2008.
- [5] Allstot D .J., "A Precision V ariable S upply C MOS C omparator," IEEE J. Solid-State Circuits, vol. 17, no. 6, pp. 1080-1087, Dec. 1982.
- [6] Arabi K., and Sawan M., "Electronic Design of a Multi-Channel Programmable Implant for neuromuscular Electrical Stimulation," IEEE Trans. Rehabilitation Engineering, vol. 7, no.2, pp. 204-214, June 1999.
- [7] Ashry A., and Sharaf K., "Ultra Low Power UHF R FID Tag in 0.13 μ m CMOS," Int'l Conf. Microelectronics (ICM), pp. 283-286, Egypt, 2007.
- [8] Atluri S., and G hovanloo M., "Incorporating Back T elemetry in a Full-Wave C MOS Rectifier for RFID and Biomedical Applications," IEEE Int'l Symp. Circuits and Systems (ISCAS), pp. 801-804, USA, 2007.
- [9] Bahl I.J., "High-Q and Low-Loss M atching N etwork E lements for R F and M icrowave Circuits," IEEE M TT-S Int'l M icrowave S ymp. D igest, vol. 1, no. 3, pp. 64 -73, S ep. 2000.
- [10] Bakhtiar A.S., Jalali M.S., and Mirabbasi S., "A High-Efficiency C MOS R ectifier for Low-Power RFID Tags," IEEE Int'l Conf. RFID, pp. 83-88, USA, 2010.
- [11] Balachandran G.K., a nd B arnett R.E., "A P assive U HF R FID Demodulator W ith RF Overvoltage P rotection and S utomatic W eighted T hreshold A djustment," IEEE. T rans. Circuits and Systems-I: Regular Papers, vol. 57, no. 9. Pp. 2291-2300, Sep. 2010.
- [12] Balachandran G .K., a nd B arnett R .E., " A 110 nA V oltage R egulator S ystem w ith Dynamic Bandwidth Boosting for RFID Systems," IEEE J. Solid-Stage Circuits, vol. 41, no. 9, pp. 2019-2028, Sep. 2006.
- [13] Barnett R.E., Liu J., and Lazar S., "A RF to DC Voltage Conversion Model for Multi-Stage Rectifiers in UHF RFID Transponders," IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 254-370, Feb. 2009.
- [14] Barnett R .E., Lazar S ., a nd Liu J ., "Design of M ultistage R ectifiers with Low-Cost Impedance Matching for Passive RFID Tags," IEEE Symp. Radio Frequency Integrated Circuits (RFIC), USA, 2006.
- [15] Bashirullah R ., *et al.*, "A S mart B i-Directional T elemetry Unit f or R etinal P rosthetic Device," Proc. Int'l Symp. Circuits and Systems (ISCAS), vol. 5, pp. V-5-V-8, 2003.
- [16] Bawa G., Huang A.Q., and G hovanloo M., "An E fficient 13.56 M Hz A ctive B ack-Telemetry R ectifier in S tandard C MOS T echnology," IEEE Int'l S ymp. C ircuits and Systems (ISCAS), pp. 1201-1204, France, 2010.
- [17] Bawa G ., a nd G hovanloo M ., " A B ack T elemetry-Capable A ctive High E fficiency Rectifier in Standard CMOS Process," IEEE Int'l Symp. Circuits and Systems (ISCAS), pp. 2514-2517, USA, 2008.
- [18] Bawa G., and Ghovanloo M., "Analysis, design, and implementation of a high-efficiency full-wave rectifier in standard CMOS technology," Analog Integrated Circuits and Signal Processing, vol. 60, no. 1-2, pp. 71-81, 2009.
- [19] Bawa G., and Ghovanloo M., "Active High Power Conversion Efficiency Rectifier with Built-In D ual-Mode Back t elemetry i n S tandard C MOS T echnology," IEEE T rans. Biomedical Circuits and Systems, vol. 2, no. 3, pp. 184-192, Sep. 2008.

- [20] Bawa G., Jow U.-M., and Ghovanloo M., "A High E fficiency Full-Wave R ectifier in Standard CMOS Technology," MWSCAS 2007 Symp. Circuits and Systems, pp. 81-84, Canada, 2007.
- [21] Bawa G., Jow U.-M., and Ghovanloo M., "A High E fficiency Full-Wave R ectifier in Standard CMOS Technology," IEEE Midwest Symp. Circuits and Systems (MWSCAS), pp. 81-84, Canada, 2007.
- [22] Ben-Yaakov S., and Krihely N., "New R esonant R ectifier for C apacitive S ources," in Proc. 23rd IEEE Conv. Elect. Electron. Eng., pp. 48–51, Sep. 2004.
- [23] Berg Y ., W island D .T., a nd Lande T .S., "Ultra Low-Voltage/Low-Power D igital Floating-Gate Circuits," IEEE Trans. Circuits and Systems-II, vol. 46, pp. 930-936, May 1999.
- [24] Bhatti P., Lee S., and Wise K., "A 32-Site 4-Channel Cochlear Electrode Array," ISSCC Dig. Tech. Papers, pp. 50-51, Feb. 2006.
- [25] Blalock B .J., A llen P .E., a nd R incon-Mora G .A., "Designing 1 -V Op Am ps Us ing Standard Digital CMOS Technology," IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 45, no. 7, pp. 769-780, Jul. 1998.
- [26] Bogle A.G., "R ectifier Circuit Performance: S ome N ew A pproximate F ormulas," P roc. IEE, vol. 124, No. 12, pp. 1127-1134, 1977.
- [27] Chaimanonart N., and Young D.J., "Remote RF Powering System for Wireless MEMS Strain Sensors," IEEE J. Sensors, vol. 6, no. 2, pp. 484-489, Apr. 2006.
- [28] Che W., et al., "Analysis, Design and Implementation of Semi-Passive Gen2 Tag," IEEE Int'l Conf. RFID, pp. 15-19, USA, 2009.
- [29] Chen C.-L., C hen K.-H., a nd Liu S.-I., "E fficiency-Enhances C MOS R ectifier f or Wireless Telemetry," Electron Letters, vol. 43, no. 18, pp. 976-978, Aug. 2007.

- [30] Chen P.-Y., et al., "A Low-Cost VLSI Architecure for Fault-Tolerant Fusion Center in Wireless Sensor Networks," IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 57, no. 4, pp. 803-813, Apr. 2010.
- [31] Choi Y .B., a nd Y eoh W .G., "Air-Interfacing Microwave P assive R FID T ag i n B ulk CMOS," IEEE Int'l W orkshop R adio-Frequency Integration T echnology (RFIT): Integrated Circuits for Wideband Communication and Wireless Sensor Networks, pp. 65-69, 2005.
- [32] Cole P., Ng M.L., and Leong K.S., "Some Notes on Antenna Matching and Measurement for Small RFFID Tags [online], Available: http/autoidlab.adelaide.edu.au.
- [33] Curty J.-P., *et al.*, "A Model For μ-Power Rectifier Analysis and Design," IEEE Trans.
  Circuits and Systems I: Regular Papers, vol. 52, no. 12, pp. 2771-2779, Dec. 2005.
- [34] Curty J.-P., *et al.*, "Remotely P owered A ddressable U HF R FID Integrated S ystems," IEEE J. Solid-State Circuits, vol. 40, no. 11, pp. 2193-2202, Nov. 2005.
- [35] Dallago E., et al., "S elf-Supplied Integrable A ctive H igh-Efficiency A C-DC C onverter for P iezoelectric E nergy S cavenging S ystems," IEEE Int'l Symp. C ircuits and S ystems (ISCAS), pp. 1633-1636, USA, 2007.
- [36] Dallago E., et al., "Active S elf S upplied A C-DC C onverter for P iezoelectric Energy Scavenging S ystems with S upply Independent Bias," IEEE Int'l S ymp. C ircuits a nd Systems (ISCAS), pp. 1448-1451, USA, 2008.
- [37] De H ennis A.D., and Wise K.D., "A wireless mic rosystem for the r emote s ensing of pressure, t emprature, and r elative h umidity," IEEE J. M icroelectromechanical S ystems, vol. 14, no. 1, pp. 12-22, Feb. 2005.
- [38] De Roover C., and Steyaert M., "A Fully Integrated Wireless Power Supply for Pinless Active R FID-devices i n 130nm C MOS," I EEE A sian C onf. S olid-State C ircuits (ASSCC), pp. 123-126, 2007.

- [39] De V ita G ., a nd Iannaccone G ., "Design C riteria f or t he R F S ection of U HF a nd Microwave Passive RFID Transponsers," IEEE Trans. Microwave Theory Tech., vol. 53, no. 9, pp. 2978-2980, 2005.
- [40] De Vita G., and Iannaccone G., "Ultra Low Power RF Section of a Passive Microwave RFID T ransponder i n 0.35 μ m B iCMOS," IEEE Int'l S ymp. C ircuits a nd S ystems (ISCAS), vol. 5, pp. 5075-5078, 2005.
- [41] Dolgov A., Zane R., and Popovic Z., "Power Management System for Online Low Power RF E nergy H arvesting Optimization," IEEE. T rans. C ircuits and S ystems-I: R egular Papers, vol. 57, no. 7, pp. 1802-1811, July 2010.
- [42] Ebrahimian M., El-Sankary K., and El-Masry E., "Enhanced RF to DC CMOS Rectifier with C apacitor B ootstrapped T ransistor," IEEE Int'l S ymp. C ircuits a nd S ystems (ISCAS), pp. 1655-1658, France, 2010.
- [43] Facen A., and Boni A., "Power Supply Generation in CMOS Passive UHF RFID Tags," PhD Research in Microelectronics and Electronics, 2006.
- [44] Facen A., and Boni A., "A CMOS Analog Frontend for a Passive UHF RFID Tag," Int'l Symp. Low Power Electronics and Design (ISLPED), pp. 280-285, 2006.
- [45] Finkenzeller K., RFID-Hnadbook. John Wiley and Sons Ltd., 2003.
- [46] Fu Q., et al., "Optimization for the NMOS and PMOS Gate Cross-Connected Rectifier for RF Power Extraction in RFID Applications," Asia-Pacific Microwave Conf. (APMC), pp. 1-4, China, 2008.
- [47] Ghovanloo M ., a nd N ajafi K ., "Fully Integrated P ower S upply D esign f or W ireless Biomedical I mplants," I EEE-EMB Int'l S pecial T opic C onf. M icrotechnologies i n Medicine and Biology, pp. 414-419, USA, 2002.
- [48] Ghovanloo M ., and N ajafi K ., " A M odular 3 2-Site W ireless N eural S timulator Microsystem," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2457-2466, Dec. 2004.

- [49] Ghovanloo M ., et al., "A BiCMOS W ireless Interface C hip f or Micromachined Stimulating Microprobes," I nt'l I EEE-EMB S pecial T opic C onf. M icrotechnologies i n Medicine and Biology, pp. 277-282, USA, 2002.
- [50] Ghovanloo M., and Najafi K., "A BiCMOS Wireless Stimulator Chip for Micromachined Stimulating M icroprobes," P roc. IEEE 2 <sup>nd</sup> EMBS B MES C onf., pp. 2 113-2114, O ct. 2002.
- [51] Ghovanloo M., Wise K.D., and Najafi K., "Toward a Button-Sized 1024-Site Wireless Cortical Stimulating Array," Proc. 1<sup>st</sup> Int'l IEEE/EMBS Conf., Neural Eng., pp. 138-141, Mar. 2003.
- [52] Ghovanloo M., and Najafi K., "Fully Integrated Wideband High-Current R ectifiers for Inductively Powered D evices," IEEE J. Solid-State C ircuits, vol. 39, no. 11, pp. 1976 -1984, Nov. 2004.
- [53] Ghovanloo M., and Atluri S., "An Integrated Full-Wave R ectifier with Built-In Back Telemetry for RFID and Implantable Biomedical Applications," IEEE Trans. Circuits and Systems I: Regular Papers, vol. 55, no. 10, pp. 3328-3334, Nov. 2008.
- [54] Glasser L.A., M alamy A .C., a nd S elvidge C .W., " A M agnetic P ower and Communication Interface for a CMOS Integrated Circuit," IEEE J. Solid-Sate Circuits, vol. 24, no. 4, pp. 1146-1149, Aug. 1989.
- [55] Glidden R ., *et al.*, "Design of U ltra-Low-Cost U HF R FID T ags f or Supply C hain Applications," IEEE Commun. Mag., vol. 42, pp. 140-151, Aug. 2004.
- [56] Gong C .-C.A., *et al.*, "E fficient C MOS R ectifier f or Inductively P ower-Harvested Implants," IEEE Int'l Conf. Electron Devices and Solid-State Circuits (EDSSC), pp. 1-4, 2008.
- [57] Gosselin B., *et al.*, "A mixed-signal multichip neural recording Interface with bandwidth reduction," IEEE Trans. Biomedical Circuits and Systems, vol. 3, no. 3, pp. 129-141, June 2009.

- [58] Gosset G., Rue B., and Flandre D., "Very High Efficiency 13.56 MHz RFID Input Stage Voltage Multipliers Based On Ultra Low Power MOS Diodes," IEEE Int'l RFID Conf., pp. 134-140, USA, 2008.
- [59] Gudnason G., B ruun E., a nd Haugland M., "A C hip f or a n Implantable N eural Stimulator," K luwer A cademic P ublications, A nalog Integrated C ircuits a nd S ignal Processing, no. 22, pp. 81-89, 1999.
- [60] Guilar N.J., Amirtharajah R., and Hurst P.J., "A Full-Wave Rectifier for Interfacing with Multi-Phase P iezoelectric E nergy H arvesters," IEEE Int'l S olid-State C ircuits Conf.(ISSCC), Digest of Technical Papers, pp. 302-615, USA, 2008.
- [61] Guilar N.J., Amirtharajah R., and Hurst P.J., "A Full-Wave Rectifier with Integrated Peak Selection for Multiple Electrode Piezoelectric Energy Harvesters," IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 240-246, Jan. 2009.
- [62] Guo S ., a nd L ee H ., " An E fficiency-Enhanced Integrated C MOS R ectifier w ith Comparator-Controlled S witches for T ranscutaneous P owered Implants," IEEE C ustom Integrated Circuits Conf. (CICC), pp. 385-388, USA, 2007.
- [63] Guo S., and Lee H., "An Efficiency-Enhanced CMOS Rectifier with Unbalanced-Biased Comparators for Transcutaneous-powered Hi gh-Current Implants," IEEE J. S olid-State Circuits, vol. 44, no. 6, pp. 1796-1804, Jun. 2009.
- [64] Guyomar D., et al., "Toward Energy Harvesting Using Active Materials and Conversion Improvement b y N onlinear P rocessing," IEEE T rans. U ltrasonics, F erroelectrics a nd Frequency Control, vol. 52, no. 4, pp. 584–595, Apr. 2005.
- [65] Hall K .S., "Calculation of R ectifier-Circuit Performance," IEE P hysical S cience, Measurement and Instrumentation, Management and Education – Reviews, vol. 127, no. 1, pp. 54-60, Jan. 1980.
- [66] Harison R .G., "Full N onlinear A nalysis f or Detector C ircuits U sing R itz-Galerkin Theory," IEEE MTT-S Int'l Microwave Symp. Dig., pp.267-270, Jun. 1992.

- [67] Hashemi S., S awan M., a nd S avaria Y., "Modeling P ower Budget R equirements of Implantable Electronic devices", 12<sup>th</sup> IEEE Int'l Conf. Electronics, Circuits and Systems (ICECS'05), Tunisia, Dec. 2005.
- [68] Hashemi S., Sawan M., and Savaria Y., "A Novel Fully-Integrated Low-Drop V oltage CMOS R ectifier f or Wi relessly P owered D evices", 1 9<sup>th</sup> Int'l C onf. M icroelectronics (ICM'07), Egypt, Dec. 2007.
- [69] Hashemi S., S awan M., a nd S avaria Y., "A P ower P lanning M odel for Implantable Stimulators", IEEE Int'l Symp. Circuits and Systems (ISCAS'06), Greece, May 2006.
- [70] Hashemi S., S awan M., and S avaria Y., "Fully-integrated low-voltage high-efficiency CMOS rectifier for wirelessly powered devices", 7<sup>th</sup> IEEE Int'l North Eastern Workshop on Circuits and Systems (NEWCAS-TAISA'09), France, June 2009.
- [71] Hashemi S., S awan M., a nd S avaria Y., "A l ow-area p ower-efficient C MOS act ive rectifier for w irelessly powered m edical d evices", 1 6<sup>th</sup> IEEE Int'l C onf. E lectronics, Circuits and Systems (ICECS'09), Tunisia, Dec. 2009.
- [72] Hashemi S., Sawan M., and Savaria Y., "Multi-coils-based inductive links dedicated to power up imp lantable medical d evices: M odeling, d esign a nd experimental r esults", Springer J ournal of Biomedical M icrodevices, pp. 1059-1070, vol. 11, no. 5, O ctober 2009.
- [73] Hashemi S., Sawan M., and Savaria Y., "A novel low-drop CMOS active rectifier for RF-powered d evices: Experimental r esults", Elsevier M icroelectronics J ournal, vol. 40, no. 11, pp. 1547-1554, November 2009.
- [74] Hashemi S., S awan M., a nd S avaria Y., "A High-Efficiency Low-Voltage C MOS Rectifier for Harvesting Energy in Implantable Devices", Paper to appear, IEEE Trans. On Biomedical Circuits and Systems, June 2011.
- [75] Hashemi S., Sawan M., and Savaria Y., "Low-Area and Flow-Back Current Free CMOS Integrated Rectifiers for Power Scavenging Devices," submitted to IEEE Transactions on Circuits and Systems: Regular Papers –I, June 2011.

- [76] Hasting A., The Art of Analog Layout, Upper Saddle River, NJ: Prentice-Hall, 2001.
- [77] Hirano Y., et al., "Impact of 0.10 μ m S OI C MOS with B ody-Tied Hybrid T rench Isolation S tructure to Break T hrough the S caling C risis of S ilicon T echnology," IEEE Electron Device Meeting (IEDM) Tech. Dig., pp. 467-470, Dec. 2000.
- [78] Hooper M., Kucic M., and Hasler P., "Characterization of Charge-Pump Rectifiers for Standard Submicron CMOS Processes," IEEE Int'l Symp. Circuits and Systems (ISCAS), vol. 5, pp. 964-967, 2004.
- [79] Hu J., and Min H., "A Low Power and High Performance Analog Front End for Passive RFID Transponder," IEEE W orkshop A utomatic Identification A dvanced T echnologies (AutoID), USA, 2005.
- [80] Hu J ., H e Y ., a nd M an H ., "High E fficient Rectifier C ircuit E liminating T hreshold Voltage Drop for RFID Transponders," Int'l Conf. ASIC (ASICON), pp. 607-610, China, 2005.
- [81] Hu Y ., a nd S awan M., " A F ully Integrated Low-Power BPSK D emodulator f or Implantable Medical Devices," IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 52, no. 12, pp. 2552-2562, Dec. 2005.
- [82] Hu Y ., S awan M ., and E l-Gamal M .N., "A P ower R ecovery S trategy D edicated t o Implantable A pplications," P roc. IEEE Int'l C onf. E lectronics, C ircuits a nd S ystems (ICECS), vol. 3, pp. 1212-1215, 2003.
- [83] Huang Q ., and O berle M ., " A 0.5 -mW P assive T elemetry IC f or B iomedical Applications," IEEE J. Solid-State Circuits, vol. 33, no. 7, pp. 937-946, Jul. 1998.
- [84] Joynson R.E., et al., "Eliminating Threshold Losses in MOS Circuits by Bootstrapping Using Varactor Coupling," IEEE J. Solid-State Circuits, vol. 7, no. 3, p p. 217-224, Jun. 1972.
- [85] Kaiser U., and Steinhaugen W., "A Low-Power Transponder IC for High-Performance Identification Systems", IEEE J. Solid-State Circuits, vol.30, pp. 306-310, Mar. 1995.

- [86] Karthaus U., and Fischer M., "Fully Integrated Passive UHF IFID Transponder IC with 16.7-μW Minimum RF Input Power," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1602-1608, Oct. 2003.
- [87] Kelly S.K., and W yatt J., "A P ower-Efficient V oltage-Based N eural T issue S timulator with Energy Recovery," IEEE Int'l Solid-State Circuits Conf. (ISSCC), vol. 1, pp. 228 -230, 2004.
- [88] Ki W.-H., Su F., and Tsui C.-Y., "Charge Redistribution Loss Consideration in Optimal Charge Pump Design," IEEE Int'l Symp. Circuits and Systems (ISCAS), vol. 2, pp. 1895-1898, 2005.
- [89] Kim S .T., et al., "S emi-Active H igh-Efficient CMOS R ectifier for W ireless P ower Transmission," IEEE R adio F requency Integrated C ircuits S ymp. (RFIC), pp. 97 -100, USA, 2010.
- [90] Kocer F., and Flynn M.P., "A New Transponder A rehitecture with O n-Chip A DC for Long-Range T elemetry Application," IEEE J. S olid-Stage C ircuits, vol. 41, no. 5, pp. 1142-1148, May 2006.
- [91] Kolnsberg S ., "Drahtlose S ignal-und E nergieubertragung m it H ilfe von Hochfrequenztechnik i n C MOS-Sensor S ystems," P hD T hesis, D uisburg U niversity, 2001.
- [92] Kotani K., Sasaki A., and Ito T., "High-Efficiency Differential-Drive CMOS Rectifier for UHF RFIDs," IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 3011-3018, Nov. 2009.
- [93] Kotani K., and Ito T., "High Efficiency CMOS Rectifier Circuits for UHF RFIDs Using Vth Cancellation Techniques," IEEE Int'l Conf. ASIC (ASICON), pp. 549-552, 2009.
- [94] Kotani K ., and Ito T., "High E fficiency C MOS R ectifier C ircuit with S elf-Vth-Cancellation And Power Regulation Functions for UHF RFIDs," IEEE Asian Solid-State Circuits Conf. (ASSCC), pp. 119-122, 2007.

- [95] Krihely N., Ben-Yaakov S., "Self-Contained Resonant Rectifier for Piezoelectric Sources Under Variable Mechanical Excitation," IEEE Trans. Power Electronics, vol. 26, no. 2, pp. 612-621, Feb. 2011.
- [96] Lallart M., and Guyomar D., "An Optimized S elf-Powered S witching C ircuit for N on-Linear E nergy Harvesting with Low-Voltage O utput," S mart M aterials and S tructures, vol. 17, no. 3, pp. 1–8, 2008.
- [97] Lam Y.-H., Ki W.-H., and Tsui C.-Y., "Integrated Low-Loss CMOS Active Rectifier for Wirelessly Powered Devices," IEEE Trans. Circuits and Systems II: Express Briefs, vol. 53, no. 12, pp. 1378-1382, Dec. 2006.
- [98] Le T., Mayaram K., and Fiez T., "Efficient Far-Field Radio Frequency Energy Harvesting for Passively Powered Networks," IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1287 -1302, May 2008.
- [99] Le T.T., *et al.*, "Piezoelectric Micro-Power Generation Interface Circuits," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1411-1420, Jun. 2006.
- [100] Le T.T., M aryaram K., and Fiez T.F., "Efficient F ar-Field R adio Frequency E nergy Harvesting for Passively Powered Sensor Networks," IEEE J. Solid-State C ircuits, vol. 43, no. 5, pp. 1287-1302, May 2008.
- [101] Lee E., *et al.*, "A Biomedical Implantalbe FES Battery-Powered Micro-Stimulator," IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 56, no. 12, pp. 2583-2593, Dec. 2009.
- [102] Lee E.K.F., "High-Voltage R ectifier and V oltage D oubler i n C onventional 0.18μ m Process," IEEE Int'l Symp. Circuits and Systems (ISCAS), pp. 605-608, France, 2010.
- [103] Lehmann T., and Cassia M., "1-V Power Supply CMOS Cascode Amplifier," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1082-1086, Jul. 2001.
- [104] Lehmann T ., a nd M oghe Y ., " On-Chip A ctive P ower R ectifiers f or B iomedical Applications," IEEE Int'l S ymp. C ircuits and S ystems (ISCAS), vol. 1, pp. 732 -735, 2005.

- [105] Li Q., et al., "A Low Power CMOS R ectifier for Wirelessly Powered Devices," IEEE Int'l Symp. Circuits and Systems (ISCAS), pp. 873-876, France, 2010.
- [106] Lim J., et al., "High Sensitive RF-DC Rectifier and Ultra Low-Power DC Sensing Circuit for Waking Up Wireless Systems," Asia Pacific Microwave Conf. (APMC), pp. 237-240, Singapore, 2009.
- [107] Liu W., et al., "A N euro-Stimulus C hip with Telemetry U nit f or R etinal P rosthesis Device," IEEE J. Solid-State Circuits, vol. 35, pp. 1487-1496, Oct. 2000.
- [108] Ma C ., Zhang C ., and Wang Z., "Power Analysis for the M OS A C/DC R ectifier of Passive R FID T ransponders," IEEE C ircuit and S ystems A sia P acific C onf., pp. 1350 -1353, Singapore, 2006.
- [109] Ma C., Zhang C., and Wang Z., "A Low-Power AC/DC Rectifier for Passive UHF RFID Transponder," Int'l Symp. Microwave, Antenna, Propagation and EMC Technologies for Wireless Communication, pp. 309-314, China, 2007.
- [110] Makihara K., Onoda J., and Miyakawa T., "Low-Energy Dissipation Electric Circuit for Energy Harvesting," Smart Mater. Struct., vol. 14, pp. 1493-1498, 2006.
- [111] Mandal S., a nd S arpeshkar R., "Low-Power C MOS R ectifier D esign for R FID Applications," IEEE Trans. Circuits and Systems I: R egular P apers, vol. 54, no. 6, pp. 1177-1188, Jun. 2007.
- [112] Man T.Y., Mok P.K.T., and Chan M., "A C MOS-Control R ectifier for D iscontinuous Conduction Mode Switching DC-DC Converters," IEEE Int'l Solid-State Circuits Conf. (ISSCC), Digest of Technical Papers, pp. 1408-1417, USA, 2006.
- [113] Marinkovic D., *et al.*, "A New Rectifier and Trigger for a Piezoelectric Microgenerator," Proc. Eurosensors XXII Conf., Elsevier, vol. 1, no. 1, pp. 1447-1450, 2009.
- [114] Masui S., et al., "A 13.56 MHz CMOS RF Identification Transponder Integrated Circuit with a Dedicated CPU," IEEE Int'l Solid-State Circuits Conf. (ISSCC), Digest of Papers, pp. 162-163, USA, 1999.

- [115] Matei E., et al., "A B iomedical I mplantable F ES Battery-Powered M icro-Stimulator," Proc. IEEE 2008 CICC, pp. 317-324, Sep. 2008.
- [116] Mazzilli F., *et al.*, "Design M ethodology and C omparison of R ectifiers for UHF-band RFIDs," IEEE R adio Frequency Integrated C ircuits S ymp. (RFIC), pp. 505-508, USA, 2010.
- [117] McDermott H ., " A C ustom-Designed R eceiver-Stimulator C hip f or a n Advanced Multiple-Channel H earing P rosthesis," IEEE J. S olid-State C ircuits, vo 1.26, pp. 1161 -1164, Aug. 1991.
- [118] Missoni A., et al., "A Triple-Band Passive R FID Tag," IEEE Int'l Solid-State Circuits Conf. (ISSCC), Digest of Technical Papers, pp. 288-614, USA, 2008.
- [119] Mounaim F., and Sawan M., "Integrated high-voltage inductive power and data recovery front-end dedicated to implantable devices," IEEE Trans. Biomed. Circuit and Systems, vol. 5, no. 3, pp. 283-291, Feb. 2011.
- [120] Nagasawa S., et al., "Mechanical Rectifier for Micro Electric Generators," I EEE I nt'l Conf. Micro Electro Mechanical Systems (MEMS), pp. 992-995, USA, 2008.
- [121] Nakamoto H ., et al., "A P assive U HF R F Identification C MOS T ag IC U sing Ferroelectric RAM in 0.35-µm Technology," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 101-110, Jan. 2007.
- [122] Nakamoto H., et al., "A Passive UHF RFID Tag LSI with 36.6% Efficiency CMOS-Only Rectifier and Current-Mode Demodulator in 0.35 μm FeRAM Technology," IEEE Int'l Solid-State C ircuits C onf. (ISSCC), D igest o f Technical Papers, pp. 12 01-1210, USA, 2006.
- [123] Ngo K.D.T., *et al.*, "Power Converters for Piezoelectric Energy Extraction," 2006 ASME Int'l M echanical Engineering Congress and Exposition (IMECE2006), vol. 1, pp. 597 -602, USA, Nov. 2006.
- [124] Onizuka K., et al., "Chip-to-Chip Inductive Wireless Power Transmission System for SiP Applications, IEEE Custom Integrated Circuits Conf. (CICC), pp. 575-578, USA, 2006.

- [125] Ortmanns M., et al., "A 232 -channel e piretinal stimulator A SIC," IEEE J. S olid-State Circ., vol. 42, pp. 2946-2959, Dec. 2007.
- [126] Panitantum N., et al., "A CMOS RFID Transponder," <u>http://www.geocities.ws/kitalo17/</u> <u>Papers/ISCIT3 CMOS RFID.pdf.</u>
- [127] Peters C., et al., "A CMOS Integrated Voltage and Power Efficient AC/DC Converter for Energy Harvesting Applications," J. Microelectronics and Microengineering, vol. 18, no. 10, 2008.
- [128] Peters C., et al., "E xperimental R esults on P ower E fficient S ingle-Poly F loating G ate Rectifies," IEEE Int'l S ymp. C ircuits a nd S ystems (ISCAS), pp. 1097 -1100, T aiwan, 2009.
- [129] Peters C., et al., "High-Bandwidth Floating Gate CMOS Rectifiers with Reduced Voltage Drop," IEEE Int'l Symp. Circuits and Systems (ISCAS), pp. 2598-2601, USA, 2008.
- [130] Peters C., et al., "C MOS Integrated H ighly E fficient F ull W ave R ectifier," IEEE Int'l Symp. Circuits and Systems (ISCAS), pp. 2415-2418, USA, 2007.
- [131] Peters C ., O rtmanns M ., a nd M anoli Y ., " CMOS Integrated A ctive R ectifier with Temperature Independent Efficiency," IEEE NORCHIP Conf., Estonia, 2008.
- [132] Peters C., Ortmanns M., and Manoli Y., "Fully CMOS Integrated Active Rectifier without Voltage D rop," M idwest S ymp. C ircuits a nd S ystems (MWCAS), pp. 185-188, U SA, 2008.
- [133] Peters C ., *et al.*, " An Ul tra-Low-Voltage A ctive R ectifier f or E nergy H arvesting Applications," IEEE Symp. Circuits and Systems (ISCAS), pp. 889-892, France, 2010.
- [134] Pillai V., et al., "An Ultra-Low-Power Long Range Battery/Passive RFID Tag for UHF and Microwave B ands With a Current Consumtion of 700 nA at 1.5 V," IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 54, no. 7, pp. 1500-1512, July 2007.

- [135] Raisigel H., et al., "Autonomous, low voltage, high efficiency, CMOS rectifier for threephase micro generators, IEEE S olid-Stage S ensors, A ctuators and Microsystems C onf., pp. 883-886, France, 2007.
- [136] Rakers P., *et al.*, "Secure Contactless Smartcard A SIC with D PA P rotection," IEEE J.
  Solid-State Circuits, vol. 36, no. 3, pp. 559-565, Mar. 2001.
- [137] Ramadass Y.K., and Chandrakasan A.P., "An Efficient Piezoelectric Energy Harvesting Interface Circuit U sing a Bias-Flip R ectifier and S hared Inductor," IEEE J. Solid-State Circuits, vol. 45, no. 1, pp. 189-204, Jan. 2010.
- [138] Ramadass Y.K., and Chandrakasan A.P., "An Efficient Piezoelectric Energy Harvesting Interface Circuit Using a Bias-Flip Rectifier and Shared Inductor," IEEE Int'l Solid-State Circuits Conf. (ISSCC), Digest of Technical Papers, pp. 296-297, 2009.
- [139] Rao K.V.S., N ikitin P.V., a nd Lam S .F., "Impedance M atching C oncepts i n R FID Transponder Design," IEEE Workshop Advanced Automatic Identification Technologies, vol. 10, pp. 39, 2005.
- [140] Razavi B., Design of Analog CMOS Integrated Circuits, New York: McGraw Hill, 2001.
- [141] Richard C., et al., "Enhanced Semi-Passive Damping Using Continuous Switching of a Piezoelectric Device on an Inductor," in Proc. SPIE Smart Struct. Mater. Conf., Passive Damping Isolation, pp. 288–299, 2000.
- [142] Rue B., Levacq D., and Flandre D., "Low-Voltage Low-Power High-Temperature S OI CMOS Rectifiers," IEEE Int'l SOI Conf., pp. 65-66, USA, 2006.
- [143] Sasaki A., Kotani K., and Ito T., "Differential-Drive CMOS R ectifier for UHF R FIDs with 6% PCE at -12 dBm Input," IEEE Asian Solid-State Circuits Conf. (A-SSCC), pp. 105-108, Japan, 2008.
- [144] Sauer C., *et al.*, "P ower H arvesting and T elemetry in C MOS for Implanted D evices," IEEE Trans. Circuits and Systems I: Regular Papers, vol. 52, no. 12, pp. 2605-2613, Dec. 2005.

- [145] Schade O.H., "Analysis of Rectifier Operation," Proc. IRE, vol. 31, pp. 341-347, 1943.
- [146] Sedra A.S., and Smith K.C., Microelectronic Circuits, 5<sup>th</sup> ed., Oxford U.K.: Oxford Univ. Press, 2004.
- [147] Seeman M.D., and Sanders S.R., "Analysis and Optimization of Switched-Capacitor DC-DC Converters," IEEE Trans. Power Electronics, vol. 23, no. 2, pp. 841-8851, Mar. 2008.
- [148] Seeman M.D., and Sanders S.R., "Analysis and Optimization of Switched-Capacitor DC-DC Converters," IEEE COMPEL Workshop, pp. 216-224, USA, 2006.
- [149] Seeman M. D., S anders S. R., a nd R abaey J.M., "A n U ltra-Low-Power P ower Management IC for W ireless S ensor N odes," IEEE C ustom I ntegrated C ircuits C onf. (CICC), pp. 567-570, USA, 2007.
- [150] Seeman M. D., S anders S. R., a nd R abaey J.M., "A n U ltra-Low-Power P ower Management I C for E nergy-Scavenging W ireless S ensor N odes," IEEE P ower Electronics Specialists Conf. (PESC), pp. 925-931, 2008.
- [151] Shameli A., *et al.*, "Power Harvester Design for Passive UHF RFID Tag Using a Voltage Boosting Technique," IEEE Trans. Microwave Theory Tech., vol. 55, no. 6, pp. 1089 -1097, 2007.
- [152] Shin J., et al., "A New Charge Pump Without Degradation in Threshold Voltage due to Body Effect," IEEE J. Solid-State Circuits, vol. 35, pp. 1227-1230, Aug. 2000.
- [153] Siebert A., Troedson A., and Ebner S., "AC to DC Power Conversion Now and in the Future," IEEE Trans. Industry Applications, vol. 38, no. 4, pp. 934-940, Jul./Aug. 2002.
- [154] Sodagar A.M., et al., "Fully-Integrated CMOS Power Regulator for Telemetry-Powered Implantable Biomedical Microsystems," IEEE Custom Integrated Circuits Conf. (CICC), pp. 659-662, USA, 2006.
- [155] Soltani N., and Yuan F., "A High-Gain Power-Matching Technique for Efficient Radio-Frequency Power Harvest of Passive Wireless Microsystems," IEEE. Trans. Circuits and Systems-I: Regular Papers, vol. 57, no. 10, pp. 2685-2695, Oct. 2010.

- [156] Stangel K., et al., "A Programmable Introcular CMOS Pressure Sensor System Implant," IEEE J. Solid-State Circuits, vol. 36, pp. 1094-1100, July 2001.
- [157] Suaning G .J., a nd Lovell N .H., "CMOS N eurostimulation A SIC with 100 C hannels, Scalable Output, and Bidirectional Radio-Frequency Telemetry," IEEE Trans. Biomedical Engineering, vol. 48, no. 2, pp. 248-460, Feb. 2001.
- [158] Sze S.M., Physics of Semiconductor Devices, New York: Wiley, pp. 250, 1981.
- [159] Taylor G. W., et al., "The Energy Harvesting eel: A Small Subsurface Ocean/River Power Generator," IEEE J. Ocean. Eng., vol. 26, no. 4, pp. 539–547, Oct. 2001.
- [160] Theilmann P.T., et al., "Near Zero Turn-on Voltage High-Efficiency UHF RFID Rectifier in S ilicon-on-Sapphire C MOS," IEEE R adio F requency Integrated Circuits S ymp. (RFIC), pp. 105-108, USA, 2010.
- [161] Umeda T., et al., "A 9 50-MHz R ectifier C ircuit for S ensor Network Tags with 1 0-m Distance," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 35-41, Jan. 2006.
- [162] Umeda T., et al., "A 950 MHz Rectifier Circuit for Sensor Networks with 10m-Distance," IEEE Int'l S olid-State C ircuits C onf. (ISSCC), D igest of P apers, vol. 1, pp. 256 -597, USA, 2005.
- [163] Usami M., et al., "Powder LSI: An Ultra Small RF Identification Chip for Individual Recognition A pplications," IEEE Int'l S olid-State C ircuits C onf. (ISSCC), D igest of Tech. Papers, vol. 1, pp. 398-501, USA, 2003.
- [164] Usami M., et al., "A 0.05x0.05 mm<sup>2</sup> RFID Chip with Easily Scaled-Down ID-Memory," IEEE Int'l Solid-State Circuits Conf., Digest of Tech. Papers, pp. 482-483, USA, 2007.
- [165] Vaillancourt P., et al., "EM R adiation B ehavior upon B iological T issues i n a R adio-Frequency Power Transfer Link for a Cortical Visual Implant." Proc. IEEE EMBC Conf., vol. 6. pp. 2499-2502, 1997.
- [166] Villard P., et al., "A Low-Voltage Mixed-Mode CMOS/SOI Integrated Circuit for 13.56 MHz RFID Applications," IEEE Int'l SOI Conf., pp. 163-164, 2002.

- [167] Wang G., *et al.*, "Design and Analysis of an Adapative Transcutaneous Power Telemetry for Biomedical Implants," IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 52, no. 10, pp. 2109-2117, Oct. 2005.
- [168] Wang G., et al., "Power S upply T opologies f or B iphasic S timulation in I nductively Powered Implants," IEEE Int'l Symp. Circuits and Systems (ISCAS), vol. 3, pp. 2743 -2746, 2005.
- [169] Wang X ., et al., " A H igh E fficiency AC-DC C harge P ump U sing F eedback Compensation T echnique," IEEE Asian S olid-State C ircuits C onf. (ASSCC), pp. 252 -255, 2007.
- [170] Wu S.-M., L in C.-Y., a nd Pai L.-C., "Analysis a nd D esign of a n E fficient R F/DC Rectifier for UHF Power Harvester," IEEE Int'l Conf. Wireless Information Technology and Systems (ICWITS), pp. 1-4, 2010.
- [171] Xu S., *et al.*, "Converter and C ontroller f or Micro-Power E nergy H arvesting," IEEE Applied Power Electronics Conf. (APEC), vol. 1, pp. 226-230, USA, 2005.
- [172] Xu S., *et al.*, "Low Frequency Pulsed Resonant Converter for Energy Harvesting," IEEE Trans. Power Electronics, vol. 22, no. 1, pp. 63-68, Jan. 2007.
- [173] Yao Y., *et al.*, "A Fully Integrated 900 MHz Passive RFID Transponder Front-End with Novel Zero-Threshold RF-DC Rectifier," IEEE Trans. Industrial Electronics, vol. 56, no. 7, pp. 2317-2325, Jul. 2009.
- [174] Yao Y., Shi Y., and Dai F.F., "A Novel Low-Power Input-Independent MOS A C/DC Charge P ump," IEEE Int'l S ymp. C ircuits and S ystems (ISCAS), vol. 1, pp. 380 -383, 2005.
- [175] Ye S., and Fan J., "A High Efficiency CMOS Rectifier for 900 MHz Passive RFID Tags," Pacific-Asia conf. Circuits, Communications and System (PACCS), pp. 450-452, China, 2010.

- [176] Yeoh W.G., et al., "A CMOS 2.45 -GHz R adio F requency Identification T ag IC with Read/Write M emory," IEEE S ymp. R adio F requency Integrated C ircuits (RFIC), USA, 2005.
- [177] Yi J., Ki W.-H., and Tsui C.-Y., "Analysis and Design Strategy of UHF Micro-Power CMOS R ectifiers for Micro-Sensor and R FID Applications, IEEE Trans. C incuits and Systems-I: Regular Papers, vol. 54, no. 1, pp. 153-166, Jan. 2007.
- [178] Yuxiang Y., Yoshida Y., and Kuroda T., "Non-Contact 10% E fficient 36 m W P ower Delivery Using On -Chip Inductor in 0.18 -µm C MOS,"IEEE A sian S olid-State C ircuits Conf. (ASSCC), pp. 115-118, 2007.