### Worcester Polytechnic Institute Digital WPI

Major Qualifying Projects (All Years)

Major Qualifying Projects

October 2012

# Post Developmental Applications of Analog-to-Digital Converters

Dale L. Spencer Worcester Polytechnic Institute

Gabriel Genannt McCormick Worcester Polytechnic Institute

Sean Patrick Gray Worcester Polytechnic Institute

Follow this and additional works at: https://digitalcommons.wpi.edu/mqp-all

#### **Repository Citation**

Spencer, D. L., McCormick, G. G., & Gray, S. P. (2012). Post Developmental Applications of Analog-to-Digital Converters. Retrieved from https://digitalcommons.wpi.edu/mqp-all/2211

This Unrestricted is brought to you for free and open access by the Major Qualifying Projects at Digital WPI. It has been accepted for inclusion in Major Qualifying Projects (All Years) by an authorized administrator of Digital WPI. For more information, please contact digitalwpi@wpi.edu.

# Post Developmental Applications of Analog-to-Digital Converters

A Major Qualifying Project Report Submitted to the Faculty of the

WORCESTER POLYTECHNIC INSTITUTE

in partial fulfillment of the requirements for the Degree of Bachelor of Science in Electrical and Computer Engineering by

Sean Gray

Gabriel G. McCormick

Dale L. Spencer Jr.

MQP-AW1-IRL9 10/23/2012

Sponsoring Organization: Analog Devices

Project Advisor: Professor Alexander Wyglinski

### Abstract

The goal of this project is to improve upon the post-development applications for analogto-digital converters (ADC). Specifically, three tasks were pursued throughout the duration of this project: The first focused on the development of an improved, low jitter evaluation board for the AD7626 ADC. The second task focused on the generation of a process by which Analog Devices can create in-house input/output buffer information specification (IBIS) models. Finally, the third task involved assessing the feasibility of integrating Analog Devices' products with third party microcontrollers.

## Acknowledgements

Without the help from certain individuals and groups, the completion of this project would not have been possible.

First, we would like to thank Worcester Polytechnic Institute and the Interdisciplinary and Global Studies Division for making the necessary arrangements for us to go to Limerick, Ireland.

We would like to thank Analog Devices, for providing us with a place to work and the necessary equipment needed to complete our project.

We would like to extend a special thanks to Claire Leahy, and Claire Croke for overseeing our project at Analog Devices.

Most of all we would like to thank Professor Alexander Wyglinski for advising our project.

Finally, we would like to thank Charlotte Tuohy, our local coordinator for the project center, for arranging and managing our housing, as well as assisting many times us during our time in Limerick, Ireland.

## **Executive Summary**

In order to satisfy its customers, Analog Devices needs to provide post development support for its products. The support required is unique to both the product and the customer and can range in applications such as developing evaluation boards that showcase a device's capabilities, developing software that enhances a product's functionality, and improving on a product's ease of use. Specifically, our group tackled tasks that involved developing an improved evaluation board for and Analog Devices analog-to-digital converter (ADC), generating a process by which Analog Devices can create in house input/output buffer information specification (IBIS) models, and tested the feasibility of integrating Analog Devices products with third party microcontrollers.

### IBIS

I/O Buffer Information Specification (IBIS) is a standard by which the electrical characteristics of the pins of a digital integrated circuit (IC) are represented. An IBIS model contains the I/O buffers and other characteristics of the circuit without revealing the circuit's structure or process information. Presently, the work of creating the IBIS model for Analog Devices parts is contracted out to a third part. Analog Devices wants to avoid further contracting, and would like to move the creation of IBIS models in-house. Therefore, our task in developing this procedure should outline how to create a model that takes simulated current versus voltage (I/V) and voltage versus time (V/T) data and converts it into an IBIS model. To develop this procedure, we will create an IBIS model by converting bench measurement data personally taken using the AD7091R analog-to-digital converter (ADC), into the IBIS format. The data, along with the IBIS model itself, will be compared and versified against a model made for the same device by a third party company.




Figure 1: These are the steps required to produce a fully functional IBIS model. The primary goal of this project was to show that it was possible for Analog Devices to perform the first two steps of this process, gathering the data and creating the IBIS file, and to develop a procedure of how to do so [1].

In order to begin acquiring the bench measurement data we needed to create our IBIS model a sweeping program needed to be developed to be used by the Keithley 2420 source meter. This program was developed by altering an example LabView virtual instrument (VI) that was offered in the Keithley drivers. The program allowed us to set up measurement options that controlled voltage range, the number of samples to be taken, how long the sweep will take and where the data would be saved to. We used a Tektronix DPO4054 oscilloscope to obtain the ramp rate and Voltage versus Time (VT) data. A measurement was taken at 1.8 V, 2.5 V, 3.3 V, and 5 V, with a 50  $\Omega$  resistor connected between the Serial Data Output (SDO) pin and the V<sub>DRIVE</sub> pin. This setup allowed the oscilloscope to gather V<sub>DRIVE</sub>-relative timing data. In order to obtain a measurement, the oscilloscope was connected to the SDO pin and Ground (GND) pin. With this setup, when the System Demonstration Platform (SDP) supplied a signal to the evaluation board, the signal was displayed on the oscilloscope, which can then be captured as a single sample. In order to obtain the ground-relative waveforms a 50 $\Omega$  resistor was connected

between the SDO pin and the GND pin and the process was repeated. To obtain data on the rising and falling edge, we took advantage of the oscilloscope's ability to focus onto critical portions of the waveform. In order to obtain the ramp rate of the rising waveforms, one cursor on the oscilloscope screen was placed at 20% of the maximum voltage and another was placed at 80% of the maximum voltage, thereby displaying the change in voltage levels between these two points, as well as the time it took between changes.

The next step was to take all of the data we had acquired and write it in the IBIS format. We decided to develop a method of accomplishing this task using a LabView Virtual Instrument (VI). Since Analog Devices wanted the process of translating raw data into the IBIS format to be as automated as possible, there were two specific goals that this program attempted to accomplish. The first goal was to be able to use this program with a wide variety of devices, meaning that it would need to be universal. The second goal was to have the program require as little user input as possible. These goals contradict each other because by being universal, the program will most likely need more user inputs. On the other hand, having the program be fully automated would most likely limit the devices which the program could be used for, so we would need to find a balance between these two qualities.

The results for the IBIS model project consisted of the numerous measurement files, the LabView VI, and a step-by-step procedure for creating the IBIS model to be used by Analog Devices. Once our measurement data was captured, it was saved into a spreadsheet. There were forty of these spreadsheets in total. Secondly, our LabView VI prompts the user for all of the part and manufacturer specific headings that exist in the IBIS format, as well as the paths to the many data files that they must have to create for the model. When the program is run, it will create a .txt file which can be renamed to an .ibs file to be used in Mentor Graphics' HyperLynx program

for analyzing IBIS models. The final product of this project was the step-by-step tutorial for creating the IBIS model, which included a careful documentation all of the steps we took that led to a successful model, as well as how to use the LabView VI that we created.

The IBIS model created in this project only had to contain enough data to show that it was possible to gather all of the data necessary and output it in the IBIS format. The next steps would involve additions to our guideline which would outline a procedure for producing a full IBIS model. This would entail all of the steps necessary for gathering the Voltage versus Time (VT) and Current versus Voltage (IV) characteristics of the device under its maximum and minimum performance specifications, while we were only concerned with the data under typical conditions.

Another simple improvement to the data collection process for the VT data would be to change the parameters for measuring the rising and falling waveforms. We would have liked to implement these conditions, but there was no longer time to do so. Additional future work to be considered is improvements to the "Sweep\_Measure\_and\_output\_to\_excel" Virtual Interface (VI). At present the sweep takes a number of data points over set intervals, but it would be more efficient to take data points at areas of greatest change. This would ensure that a large number of data points are not wasted over a region where nothing of interest is happening, leaving fewer data points for the regions that need them. Another possible quality of life improvement would be to use a LabView VI to control the power supply. This would make taking the measurement much more efficient as all four sweeps needed for each configuration could be taken at once instead of needing to run the sweep four times, adjusting the voltage parameters between each sweep.

### AD7626

Evaluation boards are an important part of the post-development applications at Analog Devices. They provide the user with a method of testing and using analog-to-digital converters (ADC), as well as giving the user knowledge of the real performance capabilities of the product. The speeds of Analog Devices' ADCs are part of what make them desirable. When building evaluation boards for any product, one must take special care regarding how all of the different components will be sensitive to high frequencies. Ideal models will begin to melt away to the realities of engineering when very high speeds are applied. If an ADC cannot perform to its full throughput because it is being limited by a different portion of the circuitry, then the ability to operate at those higher frequencies is wasted. The final objective of the AD7626 Evaluation Board project is to develop an improved evaluation board for the AD7626, an analog-to-digital converter that connects to Analog Devices' new System Demonstration Platform-H (SDP-H) platform. The new board will allow for high frequency input tones to be applied to the AD7626, while still maintaining the previous clock source as an alternative. It is also imperative that the jitter on the Convert Start (CNV) provided to the AD7626 does not impede performance. This means that a new clocking solution will need to be developed to provide a low jitter input to the AD7626 as well as the FPGA on the motherboard.

In order to design a low jitter clocking solution, we first needed to research how jitter can be reduced, and what kinds of devices exist to accomplish this task. Through research and meetings with our supervisors, we decided to use a PLL centered clocking solution. Next, we took advantage of video tutorials and applications notes provided on the Analog Devices website, and decided to use the AD9513, based on three key factors. The first was if the PLL met the required low jitter specifications. The data sheet for the AD7626 boasts a signal to noise ratio (SNR) of 91.5dB, while the datasheet of the AD9513 boasts a jitter performance of approximately 300fs at 10 MHz. The relationship of a device's SNR (dB) and its jitter is shown in the equation below in Equation 1:

$$SNR(dB) = 20 \log\left(\frac{1}{2\pi f_A t_1}\right)$$
 Equation 1

$$f_A$$
 = the highest analog frequency being digitized  
 $t_1$  = the RMS jitter on the sampling clock

Using this equation, we found that the maximum jitter time that a signal provided by the PLL could provide without reducing the performance of the ADC is 423.4fs. Therefore, the AD9513 meets the low jitter recommendations. We also know from our design approach that the PLL would need at least three LVDS outputs. The AD9513 has six outputs which can be paired and configured as three LVDS. Finally, we needed to see if a part existed that also satisfied these two factors, but was a cheaper. We could not find such a product.

Since the AD7626 is very similar to the AD7960, we knew we would be able to leverage much of the design from that evaluation board schematic. However, while being able to copy parts from other schematic is very convenient, it does not mean that everything will work together. In order to gain a greater knowledge in how the AD7960 schematic works, and how it will need to be changed to function with the AD7626, we will need to seek the advice of one of the head engineers of the AD7960 project. After the leveraged parts of the previous schematic are modified to work with the AD7626, the new clocking solution needs to be created. While this schematic sheet will require more design than the others, we can still take advantage of existing schematics on the Analog Devices website that use the AD9513. Once we are satisfied with the

design, the schematic will be submitted to the project adviser, along with a bill of materials for all of the parts existing on the plan. After making the appropriate changes to gain the approval of Analog Devices, the schematic will go through a final review before being sent to the layout department for fabrication.

The evaluation board that we designed was completed at such a time during our project that we would not receive the fabricated board because of the layover between submission and layout and fabrication. During this time between design submission and receiving the board, we would have worked on the code that governs the off board field-programmable gate array (FPGA). Consequently, instead of having the code that governs the FPGA, test results of the board, and schematics of the circuitry, the only result we have for the AD7626 project is the schematic that was submitted and approved for layout and fabrication. The process for submitting a schematic for layout and fabrication involved several meetings with applications engineers, but it did not involve simulation. However, in these meetings, we went through our schematic diligently. Since the majority of the schematics we submitted were based on previous designs, most of the focus was aimed at how the previous circuitry was modified to fit the differences in the specifications between the AD7626 and the AD7960. When we reviewed the page that we had created, we were required to explain why every connection was made based upon product datasheets and evaluation literature from the Analog Devices website.

### AD7980 Interfacing to Microcontrollers

The advancement of the processing power of microcontrollers has made them more appealing for interfacing with analog-to-digital converters (ADC). This is especially true regarding ADCs that have had their performance limited by their controller in the past. This limitation commonly lies in the maximum clock speed of the controller, as the minimum conversion time of the ADC relies on the ability of the controller to read the n-bit digital output within a certain maximum time. If the controller is unable to reach this clock speed, then the ADC will operate at a reduced throughput. Analog Devices has recognized the consumer's desire to interface with microcontrollers by releasing a driver intended to simplify the interfacing of microcontrollers to one of their ADCs, the AD7980. However, Analog Devices is unsure of the performance implications on their ADC's when interfacing to commonly used microcontrollers.

The first goal for the AD7980 Microcontroller project is to collect performance data of the ADC. The bandwidth of the processor being used while interacting with the ADC is of interest, as this is likely to impact the other devices the microcontroller is connected to. Ideally, the microcontrollers would be able to operate the ADC at its maximum throughput. Finally, the signal to noise ratio (SNR) of the conversion needs to be derived, which can be done over a large number of conversions, and is expected to decrease as the throughput of the ADC increases, due to jittery clocks, and the known performance degradation of Serial Peripheral Interface (SPI) at speeds over 50 kHz. The second project goal for the AD7980 project is to determine the ease of use of interfacing to these microcontrollers using the generic driver designed by Analog Devices. The project will test the driver with three microcontrollers, from three different manufacturers, in order to determine ease of use. If it is found that interfacing to these various devices is not simple, then methods for improving the driver should be devised.

The project was to use two microcontrollers from different companies. One microcontroller was required to be from the Texas Instruments MSP430 family, due to its immense popularity. The other was left to the group's discretion, but it was recommended that the other microcontroller be selected from the offerings of STMicroelectronics. When it came to selecting potential families, and then the individual microcontroller, there were two defining

factors. First, the microcontroller needed to be able to utilize the Serial Peripheral Interface (SPI) when communicating with external components. Second, in order to maintain the AD7980's maximum throughput, the microcontrollers needed a clock of at least 55.1725 MHz.

The purpose of the program designed for each microcontroller is exactly the same, although the code for each microcontroller varies due to differences in how control registers are accessed for each microcontroller. The objectives of the program were to establish the Serial Peripheral Interface (SPI) with the AD7980 analog-to-digital converter (ADC), initiate the conversion, and maintain conversions at the maximum rate provided for by the microcontroller. A method for exporting the data out of the memory of each microcontroller was needed in order to get the performance specifications. Once the program for each microcontroller was complete, tests had to be run in order to derive the performance of the ADC with each microcontroller. These tests included throughput of the ADC, signal to noise ratio of the conversion, and bit rate of the microcontroller.



Figure 2: The AD7980 evaluation board that was used. The blue wire connects to the raised OVDD pin on one end, and to V<sub>DRIVE</sub> on the other. The red wire allows connections to the SDI pin on the AD7980.

In order to correctly test the AD7980 analog-to-digital converter (ADC) with the microprocessor, an AD7980 evaluation board was used, in conjunction with a breakout board. Finally, a signal generator was used to provide the positive and negative terminals of the input signal. As stated above, the performance specifications that were of interest were the throughput achieved with the ADC and microcontroller, and the signal to noise ratio (SNR) of the signal after conversion. In order to derive the throughput of the ADC an oscilloscope was connected to the 4 wires interfacing the AD7980 to the microcontroller. When a conversion is viewed on the oscilloscope, the conversion time that has been elapsed can be seen, and can be used to find the throughput. This is found by the equation in Equation 2.

throughput = 
$$(conversion time)^{(-1)}$$
 Equation 2

This result is the samples that the ADC is able to complete per second when interfacing with the microprocessors. Computing the SNR requires a large number of conversions for accuracy purposes. To calculate the SNR, the data from a large number of conversions is input into a specially designed LabView Virtual Instrument (VI) for creating Fast-Fourier transform (FFT) plots, and then the VI calculates the overall SNR of the system. Sixteen thousand conversions are needed in order for the FFT to be accurate. Since the SNR is so heavily dependent on frequency, the conversions will needed to be tested across a broad range, in order to get the best possible picture of how the microcontroller and the SPI interface affect the performance of the AD7980.

To generate the analog waveform used for testing, an Audio Precision SYS-2722 was used. Running a single test required changing the SYS-2722 settings to reflect the frequency to test at, as well as the peak-to-peak voltage. Each microcontroller was to be tested at ten different frequencies, ranging from 1 kHz to 100 kHz. The peak-to-peak voltage would remain constant. The voltage level was determined by testing the performance of the AD7980 when interfaced with Analog Devices' System Demonstration Platform (SDP), and determining a peak-to-peak voltage that provided the SNR performance provided on the datasheet of the AD7980. The peak-to-peak voltage used was 20 Vpp.

During testing, it was discovered that the MSP430F5528 had 8 kilobytes (kB) of random access memory (RAM), which was nowhere near the 32 kB needed to hold an array of sixteen thousand sixteen bit conversions. This caused the MSP430 to require additional code to write the conversion to flash memory, which had enough space to hold all the conversions. Unfortunately, this caused additional performance issues, so we made the decision to determine to performance of a test run at 1 kHz, while writing 2,272 conversions in RAM. The STM32F207ZG was limited by a 30 MHz SPI clock, but otherwise was able to be interfaced with the AD7980 without any other modifications. Together, these performance specifications should give an accurate representation of how well the microcontroller is able to interface with the AD7980 ADC. After the data was compiled, a report was presented to Analog Devices that highlighted the results and the ease of use of their generic microprocessor driver.

It was apparent from our results that it would be difficult to recommend interfacing the AD7980 to these microcontrollers. Limitations on the SPI clocks immediately ruled out any possibility of reaching the maximum throughput on the AD7980. In addition, data with glitches from the MSP430 provided an SNR that was significantly less than desired. When the glitches were removed manually, the SNR increased by a significant margin. Given more time, it is likely that this SNR could have been improved even further, but it is unlikely that the SNR would get to within 10 dB of the performance listed on the AD7980 datasheet. Unfortunately, SNR data

could not be collected for the STM32 due to time restrictions and malfunctioning AD7980 boards. The throughput of the STM32 was not able to reach the maximum throughput of the AD7980, due to the limitation on the SPI clock. However, the throughput was significantly improved over the MSP430, despite only a modest SPI clock increase. With more time, a third microcontroller, the Freescale Kinetis K60, would be tested

# **Table of Contents**

1	INTRODUCTION	1
	1.1 PROBLEM STATEMENT	5
	1.2 PROJECT OBJECTIVES AND REPORT CONTRIBUTIONS	7
	1.2.1 ADC IBIS Model Generation	8
	1.2.2 AD7626 Evaluation Board	8
	1.2.3 AD7980 Interfacing to Microcontrollers	8
	1.2.4 Report Contributions	9
	1.3 REPORT ORGANIZATION	10
2	FUNDAMENTALS OF ANALOG-TO-DIGITAL CONVERTERS AND THEIR APPLICATIONS	
	2.1 ANALOG-TO-DIGITAL CONVERTERS	12
	2.1.1 Successive Approximation ADCs	
	2.2 IBIS	18
	2.2.1 Three-State Output Buffer	20
	2.2.2 Input Buffer	21
	2.2.3 Versions of IBIS	22
	2.3 Serial Peripheral Interface	23
	2.5 Chapter Summary	26
3	PROPOSED APPROACH	
	3.1 PROJECTS PLAN	28
	3.1.2 GANTT CHART	29
	3.2 IBIS	31
	3.3 AD7626	31
	3.3.1 AD9522-4	
	3.3.2 AD9515	32

3.3.3 AD9513	34
3.4 AD7980	35
3.4.1 Project Objectives	36
3.4.2 Selecting a Texas Instruments MSP430 Microcontroller	37
3.4.3 Selecting a STMicroelectronics Microcontroller	
3.5 Chapter Summary	41
4 IMPLEMENTATION	
4.1 ANALOG-TO-DIGITAL CONVERTER IBIS MODEL GENERATION	42
4.1.1 Writing a Project Plan	43
4.1.2 Setting up the Equipment for the AD7091R IBIS Model	47
4.1.3 Taking the Measurements for the AD7091R IBIS Model	
4.2 DEVELOPING AN AD7626 EVALUATION BOARD METHODOLOGY	52
4.2.1 Researching Clocking Solutions	53
4.2.2 Choosing the Best Part	54
4.2.3 Schematic Design	55
4.3 PERFORMANCE IMPLICATIONS OF INTERFACING THE AD7980 TO MICROCONTROLLERS	58
4.3.1 Selecting the Microcontrollers	58
4.3.2 Developing the Code for the MSP430	60
4.3.3 Testing the Performance Specifications	62
4.4 Chapter Summary	67
5 RESULTS	69
5.1 ANALOG-TO-DIGITAL CONVERTER IBIS MODEL GENERATION	69
5.2 DEVELOPING THE AD7626 EVALUATION BOARD RESULTS	73
5.3 Performance Implications of Interfacing the AD7980 to Microcontrollers	76
5.4 Chapter Summary	81

6	DISCUSSION	. 82
	6.1 ANALOG-TO-DIGITAL CONVERTER IBIS MODEL GENERATION	82
	6.2 DEVELOPING AN AD7626 SDP-H EVALUATION BOARD	82
	6.3 INTERFACING THE AD7980 TO MICROCONTROLLERS AND THE GENERIC DRIVER	83
7	CONCLUSIONS AND FUTURE WORK	. 90

# List of Figures

FIGURE 1: THESE ARE THE STEPS REQUIRED TO PRODUCE A FULLY FUNCTIONAL IBIS MODEL. THE PRIMARY GOAL OF THIS PROJECT WAS TO
SHOW THAT IT WAS POSSIBLE FOR ANALOG DEVICES TO PERFORM THE FIRST TWO STEPS OF THIS PROCESS, GATHERING THE DATA
AND CREATING THE IBIS FILE, AND TO DEVELOP A PROCEDURE OF HOW TO DO SO [1].
FIGURE 2: THE AD7980 EVALUATION BOARD THAT WAS USED. THE BLUE WIRE CONNECTS TO THE RAISED OVDD PIN ON ONE END, AND TO
V <sub>DRIVE</sub> ON THE OTHER. THE RED WIRE ALLOWS CONNECTIONS TO THE SDI PIN ON THE AD7980
FIGURE 3: A GRAPH DEPICTING THE EXPONENTIAL GROWTH OF THE NUMBER OF TRANSISTORS IN MICROPROCESSORS. THE TREND SHOWS
THAT THE NUMBER OF TRANSISTOR USED IN CPUS HAS APPROXIMATELY DOUBLED EVERY TWO YEARS [29]2
FIGURE 4: BLOCK DIAGRAM FOR ANALOG-TO-DIGITAL DATA FLOW. THIS ILLUSTRATION SHOWS THE DATA FLOW FOR HOW INFORMATION
IS RECORDED IN FROM AN ANALOG SIGNAL, CONVERTED INTO DIGITAL DATA FOR USE BY COMPUTING TECHNOLOGY, AND CONVERTED
BACK TO AN ANALOG SIGNAL WHICH WE CAN INTERACT WITH
FIGURE 5: TWO AD7980s INTERFACED USING SPI 4-WIRE CS MODE WITHOUT BUSY TO A GENERIC DIGITAL HOST. FOR THIS PROJECT, THE
DIGITAL HOST IS REPRESENTATIVE OF A MICROCONTROLLER, AND ONLY ONE AD7980 WILL BE USED
FIGURE 6: DISCREPANCIES FORMED WHEN SAMPLING AN ANALOG WAVEFORM. THIS ILLUSTRATION SHOWS HOW AN ANALOG WAVEFORM
IS DIGITIZED AS WELL AS HOW A LOW SAMPLING RATE CAN HINDER THE CONVERSION [30]14
FIGURE 7: THIS GRAPH SHOWS TWO IDENTICAL 1 HZ SINE WAVES. THE FIRST SINE WAVE IS SAMPLED EVERY 20 MS AT A 32 BIT
resolution. The second sine wave is sampled every 40 ms at a 4 bit resolution. The lines of the graph illustrate the
DIGITIZATION OF THE FIRST SINE WAVE WILL BE MORE ACCURATE THAN THE SECOND [30]15
FIGURE 8: A 1 HZ SINE WAVE WITH SAMPLE POINTS TAKEN WITH RESPECT TO THE NYQUIST THEOREM. AS YOU CAN SEE, THIS GRAPH
SHOWS THAT USING THE NYQUIST RATE A MINIMUM AMOUNT OF SAMPLING POINTS, ALLOWS THE SAMPLER TO ACQUIRE EVERY PEAK
AND TROUGH OF THIS SINE WAVE
FIGURE 9: BLOCK DIAGRAM OF A SUCCESSIVE APPROXIMATION REGISTER ADC. VIN IS THE SAMPLED VOLTAGE. THE CONTROL LOGIC IS
RESPONSIBLE FOR DETERMINING WHETHER THE CONVERSION IS COMPLETE, AND STORING THE CONVERTED BITS. [15]
FIGURE 10: A THREE-STATE OUTPUT BUFFER THAT REPRESENTS THE ELECTRICAL CHARACTERISTICS OF THE OUTPUTS OF THE DEVICE BEING
MODELED [1]
FIGURE 11: THE INPUT BUFFER THAT REPRESENTS THE ELECTRICAL CHARACTERISTICS OF THE INPUTS OF THE DEVICE BEING MODELED [1].22

FIGURE 12: THE TIMING DIAGRAM FOR SPI 4-WIRE CS MODE WITHOUT BUSY [11]
FIGURE 13: AD7980 CONNECTED IN 4-WIRE CS MODE, WITHOUT BUSY. THIS INTERFACE ALLOWS FOR MULTIPLE AD7980S TO BE
CONNECTED TO A SINGLE MASTER [11]
FIGURE 14: GANTT CHART OF THE PROJECT PLAN. THIS CHART SHOWS THE PROGRESS OF OUR PROJECT THROUGHOUT OUR TEN WEEKS AT
Analog Devices
FIGURE 15: BLOCK DIAGRAM OF THE AD9522-4 CENTERED CLOCKING SOLUTION. THIS BLOCK DIAGRAM DISPLAYS THE SIGNAL FLOW OF
THE PROPOSED CLOCKING SOLUTION WHICH WAS CENTERED ON THE USE OF THE AD9522-4 PLL
FIGURE 16 : BLOCK DIAGRAM OF THE AD9515 CENTERED CLOCKING SOLUTION. THIS BLOCK DIAGRAM DISPLAYS THE SIGNAL FLOW OF THE
PROPOSED CLOCKING SOLUTION WHICH WAS CENTERED ON THE USE OF THE AD9515 PLL.
FIGURE 17: BLOCK DIAGRAM OF THE AD9513 CENTERED CLOCKING SOLUTION. THIS BLOCK DIAGRAM DISPLAYS THE SIGNAL FLOW OF THE
PROPOSED CLOCKING SOLUTION WHICH WAS CENTERED ON THE USE OF THE AD9513 PLL.
FIGURE 18: THE TEXAS INSTRUMENTS MSP430 PRODUCT LINE. ALL MICROCONTROLLERS IN THIS FAMILY HAVE CPU CLOCK SPEEDS BELOW
WHAT IS REQUIRED TO MAXIMIZE THE THROUGHPUT OF THE AD7980 [20]
FIGURE 19: STMICROELECTRONICS STM32 PRODUCT LINE. THE F1, F2, AND F4 WERE ALL CONSIDERED AS POTENTIAL SERIES TO CHOOSE
FROM [21]40
FIGURE 20: THE KEITHLEY SOURCE METER. USING LABVIEW, THIS DEVICE WAS PROGRAMMED TO RUN A SWEEP ON THE EVAL-
AD7091RSDZ BOARD
FIGURE 21: PROJECT PLAN- A SUMMARIZATION OF ALL OF THE DATA THAT WILL BE INCLUDED IN THE IBIS MODEL. THIS PLAN PROVIDES A
FRAMEWORK FROM WHICH TO START CREATING THE IBIS MODEL
FIGURE 22: THE EVALUATION BOARD TO TEST THE AD7091R. THIS BOARD ALLOWED US TO CONTROL UNDER WHICH CONDITIONS THE
AD7091R was tested and to record the results
FIGURE 23: THIS FIGURE DISPLAYS HOW THE KEITHLEY 2420 WAS CONNECTED TO THE EVAL-AD7091RSDZ
FIGURE 24: THE AGILENT TRIPLE OUTPUT POWER SUPPLY. THIS IS AN ADJUSTABLE POWER SUPPLY THAT WAS USED TO TEST THE DEVICE
UNDER DIFFERENT VOLTAGE LEVELS AT VDRIVE
FIGURE 25: THE DPO4054 OSCILLOSCOPE. THIS OSCILLOSCOPE WAS USED TO MEASURE AND RECORD THE VT DATA AS WELL AS THE RAMP
RATE OF THE DEVICE UNDER TESTING

FIGURE 26: PREVIOUS EVALUATION BOARD FOR THE AD7626 (ADC). IT UTILIZES AN ALTERA FPGA TO SUPPLY THE CNV TO THE ADC,			
BUT THIS METHOD RESULTED ON A SIGNAL WHICH WAS TOO NOISY TO ALLOW THE ADC TO FUNCTION PROPERLY			
FIGURE 27: LEVEL TRANSLATOR ON THE AD7960 INTERFACE SHEET. THIS IMAGE EXEMPLIFIES THE SLIGHT MODIFICATIONS THAT WILL			
NEED TO BE MADE TO LEVERAGED SCHEMATIC PIECES. SPECIFICALLY, THIS PART WILL NEED A 2.5V INPUT INTO VCCA. ALSO,			
BECAUSE THERE ARE TWO UNNECESSARY INPUTS AND OUTPUTS, WE WILL SEARCH FOR A SIMPLER PART WITH 2 INPUTS AND OUTPUTS			
INSTEAD OF FOUR. IF THIS SEARCH DOES NOT YIELD SATISFACTORY RESULTS, WE WILL LEAVE THE UNNECESSARY PORTS			
DISCONNECTED			
FIGURE 28: THE TIMING DIAGRAM FOR SPI 4-WIRE CS MODE WITHOUT BUSY. IN ORDER TO MAINTAIN MAXIMUM ADC THROUGHPUT,			
T <sub>ACQ</sub> MUST BE LESS THAN THE MINIMUM T <sub>CYC</sub> LESS THE MAXIMUM T <sub>CONV</sub> . [11]59			
FIGURE 29: THE AD7980 EVALUATION BOARD THAT WAS USED. THE BLUE WIRE CONNECTS TO THE RAISED OVDD PIN ON ONE END, AND			
TO V <sub>DRIVE</sub> ON THE OTHER. THE RED WIRE ALLOWS CONNECTIONS TO THE SDI PIN ON THE AD798063			
FIGURE 30: OSCILLOSCOPE IMAGE OF AN AD7980 CONVERSION. C2 IS THE CONVERT START, C1 IS THE CHIP SELECT, C4 IS THE SPI CLOCK,			
AND C3 IS THE DATA OUT. [25]64			
FIGURE 31: THE SETUP USED IN THE LAB FOR COLLECTING DATA TO TEST THE SNR PERFORMANCE OF THE MICROCONTROLLERS. IN THIS			
CASE, THE MSP430 IS BEING TESTED65			
FIGURE 32: THE USER INTERFACE FOR THE SWEEP_MEASURE_AND_OUTPUT_TO_EXCEL VI. THIS INTERFACE ALLOWS THE USER TO			
CONTROL ALL OF THE PARAMETERS NECESSARY TO GATHER THE IV DATA FOR THE IBIS MODEL.			
FIGURE 33: THE FIRST PART OF THE CSV TO IBS VI. THIS PART CONTAINS THE DIFFERENT HEADERS NEEDED AT THE BEGINNING OF THE IBIS			
MODEL. IT ALSO CONTAINS THE FILE PATHS FOR THE DIFFERENT MEASUREMENTS TAKEN FOR THE INPUT BEING MODELED71			
FIGURE 34: THE SECOND PART OF THE CSV TO IBS VI. THIS SECTION CONTAINS THE VARIOUS HEADERS AND FILE PATHS NEEDED TO ENTER			
THE DATA GATHERED AT THE OUTPUT AT 1.8V AND 2.5V INTO THE IBIS FILE72			
FIGURE 35: THE THIRD PART OF THE CSV TO IBS VI. THIS SECTION CONTAINS THE VARIOUS HEADERS AND FILE PATHS NEEDED TO ENTER			
THE DATA GATHERED AT THE OUTPUT AT 3.3V AND 5V INTO THE IBIS FILE72			
FIGURE 36: CLOCKING SOLUTION PADS SHEET OF THE SCHEMATIC FOR THE AD7626 EVALUATION BOARD. THIS SCHEMATIC PAGE IS THE			
ONE PAGE THAT TOOK THE MAJORITY OF THE WORK DESIGNING, AS IT WAS THE ONLY PAGE THAT WAS AN ORIGINAL DESIGN, AND			
NOT LEVERAGED FROM PREVIOUS EVALUATION BOARD SCHEMATICS.			

FIGURE 37: PICTURE OF A SINGLE CONVERSION ON THE AD7980 ANALOG-TO-DIGITAL CONVERTER, WHEN INTERFACED WITH THE
MSP430F5528 and writing to flash memory. In comparison to Figure 39, there is a significant delay between a
FINISHED CONVERSION AND THE START OF THE NEXT CONVERSION76
FIGURE 38: SNR RESULTS FOR THE MSP430 INTERFACED WITH THE AD7980, WRITING THE RESULTS TO MEMORY77
FIGURE 39: PICTURE OF A SINGLE CONVERSION ON THE AD7980 ANALOG-TO-DIGITAL CONVERTER, WHEN INTERFACED WITH THE
MSP430F5528 AND WRITING TO RAM. THE FIRST BURST OF SPI CLOCK IS TO INITIATE THE CONVERSION (SEEN AS A LOW ON THE
SDI/CS line), and the second and third bursts are responsible for transferring the conversion data, eight bits at a
TIME
FIGURE 40: AN OSCILLOSCOPE CAPTURE OF TWO FULL CONVERSIONS OF THE STM32F207ZG. NOTE THAT THE STM32 IS ABLE TO
PERFORM FULL 16-BIT TRANSFERS. A SINGLE TRANSFER TAKES APPROXIMATELY 2.5 MICROSECONDS.
FIGURE 41: THE WAVEFORM PRODUCED BY A 1 KHZ TEST WITH THE MSP430, WRITING TO RAM. THIS WAS THE HIGHEST SNR RESULT OF
THE MSP430 TESTS, FALLING JUST SORT OF 25 DB. THE GLITCHES IN THE WAVEFORM CAN CLEARLY BE SEEN THROUGHOUT THE
WAVEFORM
FIGURE 42: THE WAVEFORM THAT RESULTED FROM REMOVING THE GLITCHES PREVIOUSLY FOUND IN THE 1 KHZ MSP430, WRITING TO
RAM. This waveform produced an SNR of about 54 dB87
FIGURE 43: THE LABVIEW CODE FOR THE KEITHLEY SWEEP_MEASURE_AND_OUTPUT_TO_EXCEL VIRTUAL INTERFACE (VI). THE SETTINGS
ENTERED INTO THE VI ARE USED BY THIS PROGRAM TO HAVE THE KEITHLEY RUN THE DESIRED VOLTAGE SWEEP
FIGURE 44: THE FIRST PART OF THE LABVIEW CODE FOR THE CSV TO IBS VI. THIS CODE CREATED THE HEADER OF THE IBIS MODEL THAT
SUMMARIZES THE BASIC INFORMATION OF THE DEVICE BEING MODELED
FIGURE 45: THE SECOND PART OF THE LABVIEW CODE FOR THE CSV TO IBS VI. THIS CODE TOOK THE DATA STORED IN A .CSV FILE,
TRANSFERRED IT TO THE .IBS FILE AND APPENDING IT TO THE DATA ALREADY IN THE .IBS FILE. IT ALSO IDENTIFIES THE NEW DATA. THIS
CODE MUST BE REPEATED FOR EACH SWEEP BEING INPUT INTO THE IBIS MODEL

# List of Tables

TABLE 1: THE DIFFERENT VERSIONS OF IBIS. EACH VERSION CONTAINS MORE FEATURES THAN THE PREVIOUS ONE AND ARE DESIGNED TO BE		
EXPANDED UPON	23	
TABLE 2: COMPARISON OF POSSIBLE TEXAS INSTRUMENTS MSP430 MICROCONTROLLERS FOR SELECTION. THE SELECTED PRODUCT LINE		
was the 5 series	39	
TABLE 3: SELECTING A STMICROELECTRONICS FAMILY. THE STM32 FAMILY WAS SELECTED.       40		
TABLE 4: SELECTING A MICROCONTROLLER FROM THE STM32 FAMILY. THE F2 PRODUCT LINE WAS SELECTED	11	
TABLE 5: THE PINS TITLES AND OPERATION OF THE AD7091R	19	

# List of Acronyms

ADC: Analog-to-digital-converter CS: Chip select CSV: Comma separated value **CNV:** Convert Start ESD: Electrostatic Discharge FFT: Fast Fourier Transform FPGA: Field-programmable gate array GND: Ground **GPIB:** General Purpose Interface Bus IBIS: Input/ Output Buffer Information Specification IV: Current versus Voltage LSB: Least significant bit LVDS: Low-voltage differential signaling MISO/SOMI: Master in/slave out MOSI/SIMO: Master out/slave in MSB: Most significant bit MSPS: Million samples per second NI-VISA: National Instrument Virtual Instrument Software Architecture NMOS: Negative-Channel MOSFET **PMOS: Positive-Channel MOSFET** RAM: Random access memory SDO: Serial Data Output

- SDP: System Demonstration Platform
- SNR: Signal-to-noise ratio
- SPI: Serial peripheral interface
- SPS: Samples per second
- USB: Universal Serial Bus
- VI: Virtual Instrument
- VT: Voltage versus Time

### **1** Introduction

Technology is advancing at an exponential rate. Just fifty years ago, the transistor radio claimed the title of the most popular communication device in history [2]. This device utilized only five transistors (and electronic on/off switch). Jumping forward to 2012, a top end video card in a computer has 3.54 billion transistors [3]. Not only has the transistor count in products increased, but the advancement of technology has led to the incorporation of transistor-based electronics into almost every aspect of modern society, including work, leisure, travel, and communication [4]. In fact, Intel has predicted that by 2015, there will be 1,200 quintillion transistors in the world. If that number is divided by the projected population of 7.2 billion people in 2015 it results in a relationship of over 165 trillion transistors to every one person on the Earth [5]. To put it another perspective, the amount of transistors produced each year alone outnumbers the worldwide ant population by 10 to 100 times [6]. In his 1965 paper, "Cramming More Components onto Integrated Circuits", co-founder of Intel, Gordon E. Moore stated that the number of transistors in a central processing unit (CPU) will double approximately every two years. This statement has appropriately been deemed, "Moore's Law", and it has proved to be uncannily accurate, as seen in Figure 3.

The exponential growth of technology and its ever-increasing rate of integration into society can be attributed to the digital revolution, which shifted the operating medium of our electronics from analog to digital, giving them limitless potential [7]. We live in an analog world. Everything human beings are able to interact with can be called analog. For example, sound is transmitted thought the air in sound pressure waves [8].

#### 16-Core SPARC T3 Six-Core Core i7 Six-Core Xeon 7400 2,600,000,000 -Core Xeon Westr 3-core POWER7 Quad-core z196 Quad-Core Itanium 3-Core Xeon Neha AMD K10 1,000,000,000 POWER6 x-Core Opteron 2400 Itanium 2 with 9ME Six Core i MD K109 Core 2 Duo 100.000.000 -AMD K8 Barton Pentium Aton AMD K7 AMD K6-III AMD K6 curve shows transistor Transistor count 10,000,000 • Pen count doubling every Ľ two years AMD K5 Pentium 80486 1,000,000 80386 80286 100,000 80186 8088 8086 10,000 6800 6809 . Z80 8080 8008 MOS 6502 2,300 40040 RCA 1980 1990 2000 2011 1971

### Microprocessor Transistor Counts 1971-2011 & Moore's Law

Date of introduction

Figure 3: A graph depicting the exponential growth of the number of transistors in microprocessors. The trend shows that the number of transistor used in CPUs has approximately doubled every two years [29].

The first era of audio technology used an analog approach of capturing these sound pressure waves via a microphone which continuously translated them into an electric signal, which was recorded through minute vibrations of a needle onto a vinyl record [8]. This signal could then be played back by reversing this process by having a needle read the indentations that are made on a record and translating them back into sound waves [8]. On the other hand, digital technology uses binary to represent signals by representing the data as a series of "1s" and "0s" which are often referred to as on/off or true/false [9]. Using the example of sound recording again, a digital

system samples the input, converts it to binary, and transfers it to another device which takes the binary number and reassembles it into an approximation of the original signal. Since the signal is sampled, and not continually recorded like in an analog approach, the signal is actually a combination of broken pieces of the source. This means that the resolution of the signal is only as good as the amount of samples taken in a given amount of time. It would seem that this data sampling would be detrimental to the signal, but in reality, a digital signal will be clearer than its analog counterpart. This is because a digital signal knows what it should be when it reaches the end of the transmission, meaning that it can correct any errors that may have occurred in the data transfer [9].

The digital revolution is the shift from the analog technologies of old to the digital technologies of the future. As stated above, a digital signal will be clearer than an analog signal. Even though the sampling rate is not continuous, it is high enough for humans to perceive it as such. Also, the nature of digital technology allows it to cram massive amounts of binary data into a small amount of storage [9]. This allows for more efficient storage. One advantage of a digital signal is the ability to make an infinite amount of exact copies of the data at the binary level [9]. Purely analog copies will never be exact replicas and will see deterioration as the degrees of copies increase [9]. However, Digital technology is not without its own disadvantages. Currently, digital technology is considerably more expensive. In addition, analog is still preferred over digital in some applications. For example, the argument can be made that analog has the ability to deliver richer sound quality [9].

The leading argument for using digital technology is that it is compatibility with computers [10]. Since computers perform digital computations, they can only work with digital media [10]. Therefore, all analog audio or video media must be converted to digital to work on a

computer. Once the information is digital, computers can be used to edit the data and create effects that were never possible with analog media. A conceptual block diagram of this relationship is shown below in Figure 4.




Figure 4: Block Diagram for Analog-to-Digital Data Flow. This illustration shows the data flow for how information is recorded in from an analog signal, converted into digital data for use by computing technology, and converted back to an analog signal which we can interact with.

However, as we said before, we do live in an analog world. This means that in order to take advantage of all the promises of digital technology we must first covert our data from its analog origins to the binary of digital [7]. Therefore, digital technology is only as good as the ability of the technologies that faithfully convert our analog world to the digital language of 1s and 0s and then back into analog signals that can be heard, seen, felt, or perceived by human beings [7]. Improving upon analog to digital converter technologies and their applications will therefore improve upon all digital data and signal processing, maintaining the exponential growth of technology and improving our way of life.

### **1.1 Problem Statement**

In order to satisfy those users, Analog Devices needs to support the users of their analogto-digital converters (ADCs), post-development, This includes designing evaluation boards that showcase a product's capabilities, developing software that enhances a product's functionality, and improving how user friendly a product is.

Input/ Output Buffer Information Specification (IBIS) is a standard by which the electrical characteristics of the pins of a digital integrated circuit are represented. An IBIS model contains the Input/ Output buffers and other characteristics of the circuit without revealing the circuit's structure or process information. Providing IBIS models for Analog Devices' ADCs have become oft requested by the customers of Analog Devices. Presently, the work of creating the IBIS model is contracted out to a third party company. Analog Devices wants to avoid further contracting, and would like to move the creation of IBIS models in-house.

Evaluation boards are an important part of the post-development applications at Analog Devices. They provide the user with a method of testing and using ADCs, as well as giving the user a good idea of the performance capabilities of the product. The speeds of Analog Devices' ADCs are part of what make them desirable. When building evaluation boards for any product, one must take special care regarding how all of the different components will be sensitive to high frequencies. Ideal models will begin to melt away to the realities of engineering when very high speeds are applied. If an ADC cannot perform to its full throughput because it is being limited by a different portion of the circuitry, then the ability to operate at those higher frequencies is meaningless.

This is the case with Analog Devices' AD7626. Currently, there exists an evaluation board in which the convert start (CNV) is provided by a field programmable gate array (FPGA)

on the daughter board. Providing the CNV from the FPGA has an unfortunate side effect of producing unmanageable amounts of jitter in the signal at high frequencies, which makes sampling inaccurate. A new evaluation board needs to be developed in order to resolve this issue.

The advancement of microcontrollers has made them more appealing for interfacing with analog-to-digital converters (ADC), as there have been significant improvements in raw processing power, while the cost of these devices has been driven very low. This is especially true regarding ADCs that have had their performance limited by their controller in the past. This bottleneck lies in the maximum clock speed of the controller, as the minimum conversion time of the ADC relies on the ability of the controller to read the n-bit digital output within a certain maximum time. If the controller is unable to reach this clock speed, then the ADC will have to operate at a reduced throughput.




Figure 5: Two AD7980s interfaced using SPI 4-wire CS mode without busy to a generic digital host. For this project, the digital host is representative of a microcontroller, and only one AD7980 will be used.

Analog Devices has recognized the consumer's desire to interface with microcontrollers by releasing a driver that was intended to simplify the interfacing of microcontrollers to one of their ADCs, the AD7980. This driver uses a 4-wire CS mode Serial Peripheral Interface (SPI), one configuration of which is shown in Figure 5, without a busy signal, to communicate between the devices [11]. Note that in the picture, multiple AD7980s can be4 used in this configuration, as long as additional chip selects can be provided. However, in this project, there will only be a single AD7980 connected to the microcontrollers. Previous research has shown that the performance of ADCs degrades over SPI at speeds above 50 kHz.

Analog Devices is unsure of the performance implications on their ADC's when interfacing to commonly used microcontrollers. The project states that their customers are either already using their ADCs with microcontrollers, or are looking to do so in the future. Therefore, they need to ensure that the company's products are easy to use with these microcontrollers or they risk losing business.

### **1.2 Project Objectives and Report Contributions**

The three tasks that comprise this project all deal with applications of analog-to-digital converters (ADC) after they have been developed. The Input/ Output Buffer Information Specification (IBIS) project entailed creating a procedure by which detailed models of existing devices can be created. These models are used to show the capabilities of the device without revealing proprietary information about the device. The AD7626 Evaluation Board project required the development of an evaluation board for testing the AD7626. This board was meant to connect with Analog Devices' new System Demonstration Platform-H (SDP-H) without impeding the performance of the device being tested. Interfacing the two microcontrollers to the AD7980 required that performance data be recorded and evaluated. The goal of this project was to determine if the microcontrollers could be used to run the ADC at maximum performance, as well as to determine the ease of use of Analog Devices' generic driver.

### 1.2.1 ADC IBIS Model Generation

For the I/O Buffer Information Specification (IBIS) model project, the end goal was to develop a procedure that Analog Devices can use to create its own IBIS models. This procedure should outline how to create a model that takes current versus voltage (IV) and voltage versus time (VT) data and convert it into an IBIS model using the LabView virtual instruments (VI) that we developed. To develop this procedure, an example IBIS model must be created using the AD7091R, an Analog Devices ADC. The model created for the AD7091R will then be used to develop the required procedure.

#### 1.2.2 AD7626 Evaluation Board

The final objective of the AD7626 Evaluation Board project is to develop an evaluation board for the AD7626, an analog-to-digital converter that connects to Analog Devices' new System Demonstration Platform-H (SDP-H) platform. The new board will allow for high frequency input tones to be applied to the AD7626. It is also imperative that the jitter on the Convert Start (CNV) provided to the AD7626 does not impede performance. This means that a solution needs to be designed on the daughter board to replace the previous source for the clocking signal which was provided by the jittery Xilinx field programmable gate array (FPGA) on the daughter board. This new clocking solution will provide a low jitter input to the AD7626 as well as the FPGA on the motherboard, which Analog Devices wishes to use to control the AD7626 from the SDP-H platform.

### **1.2.3 AD7980 Interfacing to Microcontrollers**

The first goal for the AD7980 Microcontroller project is to collect performance data of the ADC. Data is needed on the performance impact on ADCs when interfacing with microcontrollers, especially when the ADCs are being operated at higher throughput (the number of samples per second that the ADC is able to achieve). The bandwidth of the processor being used while interacting with the ADC is of interest, as this is likely to impact the other devices the microcontroller is also connected to. Ideally, the microcontrollers would be able to operate the ADC at its maximum throughput. Finally, the signal to noise ratio (SNR) of the conversion needs to be derived, which can be done over a large number of conversions. The SNR provides feedback as to how accurate the conversion is. As mentioned above, this is expected to decrease as the throughput of the ADC increases, due to jittery clocks, and the known performance degradation of Serial Peripheral Interface (SPI) at speeds over 50 kHz.

The second project goal for the AD7980 project is to determine the ease of use of interfacing to these microcontrollers using the generic driver designed by Analog Devices. The project will test the driver with two microcontrollers, from different manufacturers, in order to determine ease of use. These two microcontrollers should be high performance, as it is desired to operate the ADC at maximum performance. If it is found that interfacing to these various devices is not simple, then methods for improving the driver should be devised.

### 1.2.4 Report Contributions

• The IBIS model project served as a starting point for Analog Devices. They will use the results of our project as the format for generating their own IBIS models. Specifically, by starting the project, we were able to work out all of the necessary technical specifications needed for taking the various measurements, such as needing to connect two nodes with a resistor for one of the measurements, or needing to remove components from the evaluation board to acquire the correct data. By being the first to create a model from scratch we were able to allow Analog Devices to pick up our base

format and expand as they see fit, without needing to deal with the trials and errors that were involved in learning the process.

- Creating the improved AD7626 evaluation board allows for Analog Devices to be able to provide an example of how to supply a low-jitter convert signal to the AD7626, or any analog-to-digital converter (ADC). One frequent issue that customers of Analog Devices have is driving high frequency ADCs. While the evaluation board will be used to evaluate the AD7626, it also serves as an example of how to overcome jitter limitations when driving ADCs.
- Interfacing the AD7980 to various high end microcontrollers allows Analog Devices to
  provide information to their customers as to how to best interface the AD7980 with a
  controller. This would include the performance impact on the ADC and the
  microcontroller. In addition, feedback on Analog Devices' generic driver for
  interfacing microcontrollers with the AD7980 is needed to gauge the usefulness and
  effectiveness of the driver. With this information Analog Devices can better inform its
  customers, and provide them with higher quality support.

### **1.3 Report Organization**

The structure of the report is detailed in this section. Chapter 2 provides a literature review of necessary background knowledge to build the desired modules for each technical concept. This chapter gives a description of the analog-to-digital converters and their importance in our lives. It then then defines the basics of what an input/output buffer information specification (IBIS). Lastly, Chapter 2 outlines the serial peripheral interface (SDP). Chapter 3 states the specific design approaches we considered and illustrates the process by which we decided upon the final designs. Chapter 4 provides the methods that we used to accomplish the

results that we discuss in Chapter 5. Chapter 6 delivers the conclusions and future recommendations for improvement. Lastly, appendices are attached at the end of the report. They document supplementary information that is too large to include in the main text.

# 2 Fundamentals of Analog-to-Digital Converters and Their Applications

Analog-to-digital converters (ADC) are involved in each project, and thus play a very important role. In the sections following, the basics of ADC operation is explored, as well as the type of ADC involved in this MQP, successive approximation register (SAR). Details on the Input/Output Buffer Information Specification (IBIS) are also provided. The contents of an IBIS model are explained, as well as what they represent in the buffer. The different versions of IBIS are briefly explained. Descriptions of the two buffer types used in this project are provided, detailing what parameters are needed for each buffer and what those parameters refer to. Finally, the operation of the serial peripheral interface (SPI), which is the interface used between the microcontrollers and the AD7980, is expounded upon. The focus of this section is to explain the type of SPI (4-wire CS mode, without busy) used between the microcontrollers and the AD7980.

## 2.1 Analog-to-Digital Converters

Analog quantities can be defined as continuous and infinitely variable [12]. Many measurements are of an analog nature, such as the temperature of a furnace, the rate of fluid flow through a pipe, and the pressure of a fluid. [12]. Importing these analog measurements with computers allows for a level of data analysis that was unheard of just two decades ago. However, in order to interface analog signals with the digital world of computers, the data must be digitized into the binary language that computers work in. This is done using an analog-to-digital converter.

An analog-to-digital converter (ADC) is an electronic circuit which receives an analog signal input and generates a multi-bit binary (digital) output [12]. As previously stated, analog signals are continuous, while digital signals are discrete. An ADC converts the continuous

analog signal by sampling the signal at predefined intervals [12]. At each interval, the input signal gets held at its value at the time of the sample, and remains that value until the next sample, at which time the input signal is updated and held again [12]. This means that an ADC that samples a signal one hundred times a second will output a more accurate digital representation than an ADC that only samples at ten times a second. The amount of samples per second taken by an ADC is known as the clarity. The higher the number of samples per second the ADC takes, the higher the sample rate of the outputted signal, and the more accurate the digital representation of the original analog signal will be [12]. Figure 6 shows the digitization of a 1 Hz sine wave sampled at 8 times per second, or once every 125 ms. As you can see from the digital representation of the graph, the ADC samples the graph, waits 125 ms and samples again. When all the samples are taken, the graph can be recreated by connection the data points.

In analog-to-digital conversion, the difference between the original analog signal and the digitized waveform is known as the quantization error or quantization distortion [13]. This error is due to rounding or truncation [13]. If you look to the lower graph in Figure 6, you can easily see the difference between the original analog signal (dotted) and the digitized waveform (solid). The difference between the two is the quantization error.

When examining a basic twelve bit analog-to-digital converter (ADC), the "twelve bit" means its digital output ranges from binary 00000000000 to binary 11111111111 (0 to 4096 - decimal) [12]. The key to relating any given digital number value to a voltage value is to understand that the 12-bit resolution of this ADC means it has 2<sup>12</sup> or 4096 discrete output states [12]. Suppose this 12-bit ADC has an analog input voltage range of zero to ten volts.




Figure 6: Discrepancies Formed when Sampling an Analog Waveform. This illustration shows how an analog waveform is digitized as well as how a low sampling rate can hinder the conversion [30].

Analog Resolution = 
$$\frac{Analog Range}{2^{n}-1}$$
 Equation 3

The input range of ten volts is divided by the number of output states minus one, which in this case is  $2^{12} - 1$  or 4095 [12]. This can be more easily explained using Equation 3, where "n" refers to the bit number of the ADC.

For a twelve bit ADC, the result of this equation shows that the analog resolution is 2.442 millivolts per bit [12]. Thus, for any analog signal between 0 mV and 2.442 mV, the ADC's output should be zero (binary 00000000000). Similarly, for any analog signal between 2.442 mV and 4.884 mV, the ADC's output should be one (binary 00000000001), and so on. The obvious setback of lower resolution ADCs is that any changes that occur in the analog signal that are too small for the resolution to pick up will be lost [12]. For instance, the ADC that is shown above will not pick up any input voltage until it reaches 2.442 millivolts [12]. This means that any voltage higher than zero and lower than 2.442 millivolts will only read as zero. The detriment of having a sampling rate that is too low as well as a resolution that is too low can be seen in Figure 7.



Lower resolution means a threshold requirement for the ADC to change levels.




Figure 7: This graph shows two identical 1 Hz sine waves. The first sine wave is sampled every 20 ms at a 32 bit resolution. The second sine wave is sampled every 40 ms at a 4 bit resolution. The lines of the graph illustrate the digitization of the first sine wave will be more accurate than the second [30].

It stands to reason that the sampling rate of any ADC must be at least as often as significant changes are expected to take place in the analog measurement [12]. The Nyquist Sampling Theorem states that a band limited analog signal can be perfectly reconstructed from an infinite sequence of samples if the sampling rate exceeds 2*B* samples per second, where *B* is the highest frequency of the original signal [12]. This means that the absolute minimum sample rate necessary to adequately capture an analog waveform is twice the fundamental frequency of the waveform [12]. In Figure 8, you can see a 1 Hz waveform. The Nyquist Theorem dictates that the minimum required sampling rate is 2 x (1Hz). As you can see, a sampling rate of 2 Hz is sufficient to capture all of the peaks and troughs of this signal.




Figure 8: A 1 Hz Sine wave with Sample Points Taken with Respect to the Nyquist Theorem. As you can see, this graph shows that using the nyquist rate a minimum amount of sampling points, allows the sampler to acquire every peak and trough of this sine wave.

In general, electronics manufacturers find the Nyquist rate to be adequate. However, circuits will often use ADCs that sample at many times the Nyquist rate, which brings increased clarity in the converted signal. This is the case in devices such as digital multimeters (DMMs) and oscilloscopes, the sampling rates are in the billions per second to allow for the successful digitization of radio-frequency analog signals.

## 2.1.1 Successive Approximation ADCs

A successive-approximation-register (SAR) analog-to-digital converter (ADC) utilizes a single comparator to convert the sample into binary [14]. In this way, the SAR addresses the main faults of the flash ADC, at the expense of the sampling rate. An example of the successive-approximation architecture can be seen in Figure 9. The single comparator compares the sample over and over to a varying reference voltage, utilizing a binary search. Initially, the comparator reference voltage is set to midscale (this would be the voltage represented by the most significant bit (MSB) set to '1' while all other bits are set to '0'). The sample voltage is then compared to the input voltage. If the input voltage is higher than the reference voltage, then the comparator outputs a logic '1', and the MSB remains '1' in the register. If this is not the case, then the MSB is changed to a logic '0'. The next bit down is then set to '1', and the process is repeated, until the binary representation is complete.

SAR ADCs are very commonly used in applications where a sample rate below five megasamples per second (MSPS) is acceptable, and usually have a resolution ranging from eight to sixteen bits [14]. The successive approximation architecture allows for low power consumption and a small form factor. However, the use of only one comparator in combination with a binary search causes the sampling rate to be compromised.




Figure 9: Block diagram of a Successive Approximation Register ADC. V<sub>in</sub> is the sampled voltage. The control logic is responsible for determining whether the conversion is complete, and storing the converted bits. [15]

The final sampling rate is a fraction of the clock rate of the internal circuitry, as there is a certain maximum time that a full binary search could take [16]. In addition, the settling time of the digital to analog converter (DAC) has an impact on the maximum sampling rate, as it must operate within the resolution of the ADC it is a part of. Despite the drawbacks, SAR ADCs remain a very popular choice for a wide range of applications. The three the ADCs used in this project use successive-approximation; the AD7980, AD7626, and the AD7091R [11].

# 2.2 IBIS

Saving time and reducing costs are key factors when designing systems [1]. Modeling provides system designers the ability to simulate their designs before moving on to the prototyping phase. Proper modeling is paramount in high speed systems, such as analog to digital conversion, where simulations need to be performed to analyze the circuit behavior under different conditions to ensure the integrity of the signal [1]. The modeling serves to detect typical undesirable situations, such as overshoot, undershoot, and mismatched impedance, thereby

ensuring that preventable errors are not passed to the prototyping phase, where they are more difficult and costly to fix [1].

Unfortunately, the availability of models for digital integrated circuits is very scarce [1]. Therefore, when semiconductor vendors are asked for their SPICE models (a general-purpose, open source analog electronic circuit simulator) they are reluctant to provide them because these models may contain sensitive intellectual property. This issue has been resolved with the adoption of Input/Output Buffer Information Specification (IBIS) [1]. IBIS has become a new standard for modeling among system designers.

IBIS is a behavioral model that describes the electrical characteristics of the digital inputs and outputs of a device through voltage versus current (IV) and voltage versus time (VT) data without disclosing any proprietary information [1]. IBIS models protect intellectual property by not corresponding to the conventional idea of a model that system designers are accustomed to. This means that IBIS models do not display information using such tools as a schematic symbol or polynomial expression [1]. Instead, an IBIS model consists of tabular data made up of current and voltage values in the output and input pins, as well as the voltage and time relationship at the output pins under rising or falling switching conditions [1]. An IBIS model maintains accuracy, as it takes into account nonlinear aspects of the input/output structures, the electrostatic discharge (ESD) structures (the sudden flow of electricity between two objects caused by contact structures), and the package parasitics (any other characteristics of the analog to digital to converter (ADC) package which change its functionality) [1]. The Input portion of an IBIS file can be referred to as a single stated input buffer, as it only represents the power and ground clamp measurements. However, the output portion is referred to as a three state output buffer because it not only measures the power and ground clamps, but it also covers pull up and pull

down data, as well as data regarding the switching characteristics which detail how the device changed from high to low and vice versa. This data is summarized in the different buffers presented in the IBIS model.

#### 2.2.1 Three-State Output Buffer

At the heart of the Input/Output Buffer Information Specification (IBIS) are buffers, which are models of the characteristics of the inputs and outputs on a specific package of a device [17]. One of these buffer models is the three-state output buffer. The three-state output consists of pull-up and pull-down switching characteristics, power and ground clamp curves, the die capacitance, any parasitics due to the package, and the switching characteristics of the device [17]. Each of these parameters represents a different aspect of a buffer. The three-state output buffer can be seen in Figure 10.




Figure 10: A Three-State Output Buffer that represents the electrical characteristics of the outputs of the device being modeled [1].

- Pull-up switching characteristics describes the current versus voltage behavior of the device when the output state is high
- Pull-down switching characteristics describes the current versus voltage behavior of the device when the output state is low.
- Power and ground clamp curves represent the electrical characteristics of the output when the power and ground clamp diodes are on.
- Die capacitance is the capacitance referenced from the PAD back into the buffer.
- Package parasitics are any resistance, inductance, or capacitance values that are due to the packaging of the device and not the device itself.
- The switching characteristics detail how the device changes from high to low and from low to high. This includes the rise time, fall time, and ramp rate of the device.

#### 2.2.2 Input Buffer

An input buffer in an Input/Output Buffer Information Specification (IBIS) model is much simpler than the three state output buffer [17]. The three state buffer has many characteristics that must be included in the model, whereas the input buffer only requires the power and ground clamp curves, the die capacitance, and the package parasitics parameters [17]. These parameters represent the same characteristics for the input buffer as they do for the three state output buffer. The input buffer can be seen in Figure 11.




Figure 11: The Input Buffer that represents the electrical characteristics of the inputs of the device being modeled [1].

## 2.2.3 Versions of IBIS

There are several versions of Input/Output Buffer Information Specification (IBIS). Each new version adds another level of complexity to the model [17]. This includes allowing the system to hold more data points or adding another level of detail to the graphs of the electrical characteristics, such as how the device acts under different temperatures [17]. The simplest version of IBIS is Version 1.1 which can model a buffer with a low and high-state current versus voltage (IV) table [17]. Version 1.1 also allows for a linear ramp that describes how fast the buffer can switch from one state to another. Version 2.1 greatly increases the complexity of the IBIS. For example, Version 2.1 allows for voltage versus time (VT) graphs and support for dualsupply buffers [17]. Similarly, Version 3.2 improved upon previous models by allowing for the simulation of multi-stage buffers as well as buffers that required multiple IV tables [17]. In addition, Version 3.2 added support for an electrical board description format [17]. With version 4.0 came an increase in the maximum number of data points allowed in a VT table and the addition of more parameters for expressing data criteria for evaluating buffer performance [17]. These versions can be seen in Table 1. However, it is important to note that an IBIS model should only be as complex as it needs to be. If a buffer does not call for a VT table or any other higher-level parameter, then the simplest version of IBIS, Version 1.1, should be used.

 Table 1: The different versions of IBIS. Each version contains more features than the previous one and are designed to be expanded upon.

Version	I-V Table	Linear Ramp	V-T Data	Multiple Supply Rails	Non- Linear Output Switching Waveform	Ground Bounce	Electrical Board Description	Multi- Stage Buffers	Multiple I-V Tables	Independent Validation Data Tables	Maximum Number of V-T Table Data Points
1.1	Х	Х									100
2.1	Х	Х	X	Х	Х	Х					100
3.2	Х	X	X	Х	Х	Х	Х	Х	Х		100
4	X	Х	X	Х	Х	Х	X	Х	Х	X	1000

## 2.3 Serial Peripheral Interface

The Serial Peripheral Interface (SPI) is being used as the communications interface between the AD7980 analog-to-digital converter (ADC) and the microcontrollers in the project in which the performance of these devices is being tested. SPI is a synchronous serial data link standard that uses a master-slave configuration, in which there can be multiple slaves, selected by individual chip selects. Serial communication provides a very important advantage over its faster counterpart, parallel communications; required space. The real estate occupied by serial communications is significantly less, as it is essentially a bitstream and, if it is synchronous, a clock.




Figure 12: The timing diagram for SPI 4-wire CS mode without busy [11].

Originally named by Motorola, SPI is considered a four-wire serial interface, and operates in full duplex [18]. Full duplex means that data communicated from the master to the slave is transferred at the same time as the data communicated from the slave to the master. The four wires of an SPI interface are the serial clock (SCLK), master output, slave input (MOSI), master input, slave output (MISO), and slave select (SS) [18]. The SCLK is the clock at which the data is transmitted, and since SPI is a synchronous interface, it is used in both master output and slave output [18]. The SS selects the slave that is active, and is usually active low. MOSI is the data line that is reserved for transfer of bits from the master to the slave, and MISO is the data line reserved for transfer of bits in the opposite direction.

Before the transfer of data can occur, a number of different SPI settings have to be set up. First, the clock should be configured. This is often in the low megahertz (MHz) range, although clock requirements vary based on devices being used, as well as the application being configured for [18]. Second, the clock polarity needs to be selected, which is the logic level that the clock is idle at [18]. The clock is idle when there is no data communication. Finally, the clock phase needs to be selected. The clock phase indicates which edge the data is captured on and which edge the data propagates on (these always occur on opposite edges) [18]. A SPI transfer can be seen in Figure 12 [11]. The transfer starts with the selection of a chip using the chip select wire, which is usually active low. Once the clock cycles start, data transfer on the MOSI and the MISO occurs simultaneously due to the full duplex nature of SPI. This is typically done using two shift registers; one on the master side and one on the slave side [18]. The most significant bit is shifted out, and the received bit is transferred into the least significant of the shift register (or the opposite, if the transfer is least significant bit first). Once the transfer is complete, the master puts the clock into idle state. Transfer sizes are only limited to the size of the shift registers in use. It is important to note that data transfers do not have to be meaningful. For instance, sending data to a device over SPI will trigger a return of data. The received data could be useless, and just a byproduct of the transfer. On the same note, in order to receive data, data must be sent. If there is no useful data to be sent, then dummy data is written to the shift register and clocked out, which clocks the transfer in.

The AD7980 has four different SPI modes in which it can operate [11]. The scope of the project only focuses on one mode; CS mode 4-wire, without busy. This mode is designed to allow for multiple AD7980s to be connected to the same host. As can be seen in Figure 13, this setup uses a conversion signal to initiate conversion [11]. This must be held high through the conversion, and pulled low before going high for the next conversion.




Figure 13: AD7980 connected in 4-wire CS mode, without busy. This interface allows for multiple AD7980s to be connected to a single master [11].

In addition, a CS pin is used on the host to communicate through the AD7980 SDI pin. This controls whether the ADC is in acquisition mode, or in read mode. This pin must be held high when the conversion is initiated, and must be held high until the data is to be read out [11]. The host must provide a clock to the AD7980, which is the clock for the SPI transfers. Finally, the SDO pin on the AD7980 is connected to an input on the host, which outputs the conversion data.

## 2.5 Chapter Summary

The projects contained in this MQP revolve around the usage of analog-to-digital converters, which are used to convert analog signals to a binary representation. Our project uses successive approximation register ADCs produced by Analog Devices. The Input/Output Buffer Information Specification (IBIS) model is a file that provides descriptions of the performance and reactions of a device's pins, which are represented as buffers. In the case of this project, the IBIS model was to be of an ADC, and two buffers were used. These are the input buffer, and the three-state output buffer. The input buffer is used for input pins, and only requires data for power and ground clamp curves, while the three-state output buffer requires data for pull-up and pull-

down switching characteristics, and power and ground clamp curves. The Serial Peripheral Interface (SPI) is the interface used between the microprocessors and the AD7980. This is a bidirectional synchronous interface that uses a master and slave configuration to share a transfer and receive clock, as well as to select between multiple slaves.

# **3** Proposed Approach

An important aspect of Analog Devices' Applications Department is ensuring that the products perform as intended when used in various situations. This support comes in many forms, including developing new equipment and running tests, in order to provide new information on their products. For the Input/Output Buffer Information Specification (IBIS) model project, the end goal was to develop a step-by-step procedure of how to create an IBIS model. However, much of the approach to this project was already completed by Analog Devices before we arrived. This was provided to us when we took over the project. The AD7626 evaluation board needed a low-jitter clocking solution that was low jitter, had three low-voltage differential signaling (LVDS) outputs, and be cost efficient. In order to find a solution, a number of different PLL parts were evaluated to see which would be the best fit for use in the evaluation board. When interfacing microcontrollers to the AD7980, two microcontrollers had to be selected from different manufacturers and product lines, and meet the system clock frequency requirement, as well as offer serial peripheral interface (SPI) as a transmission option. In addition, evaluation boards and development software had to be selected, with cost efficiency in mind.

# 3.1 Projects Plan

When Analog Devices gave us the three projects, we basically had two choices as to how to complete them. We could all work on the same project and when it was completed, move on to the next, or we could split up and have someone work on each project. We decided on the second choice, because the group decided that the projects would be completed more efficiently this way. For instance, when we need to write code for the microcontrollers, only one person can program at one time. By having each person in charge of a different project, it ensures that each of us is always working, and responsible for a part of the project. The projects also play to our different specialties within electrical and computer engineering. For example, since Gabriel is the most proficient at coding with microcontrollers, he took charge of the project which assesses the feasibility of using the Analog Devices driver with third party microcontrollers. Dale would be in charge of designing the improved, low-jitter clocking solution for the AD7626 evaluation board, and Sean would be in charge of creating an automated process for generating IBIS models. The person in charge of each project would do the majority of the work on that project, be responsible for deadlines and written portions of that project, and speak about the progress of the project at weekly meetings with Analog Devices. However, each person will help in each project, and in the end, all three projects are the result of the hard work of all three of the members of the group. Having each person accountable for a part a project, while having the help of the other two group members, will ensure that every member remains efficient in their work. In order to complete our work on time, we followed a Gantt chart that can be seen in the next section.

## 3.1.2 Gantt Chart

See Figure 14, on following page.




Figure 14: Gantt Chart of the Project Plan. This chart shows the progress of our project throughout our ten weeks at Analog Devices.

## 3.2 **IBIS**

There was very little development that needed to be done for the Input/ Output Buffer Information Specification (IBIS) model project. Analog Devices presented us with the AD7091R, an analog to digital converter that they wanted modeled. We were also provided with examples of what the final IBIS model should look like. The equipment necessary to take the measurements needed for the model was limited to what Analog Devices had available. This was because Analog Devices' primary objective with the IBIS model project was to show that they could produce an IBIS model in-house and to develop a procedure to do so. With Analog Devices having decided how they wanted the IBIS model project done, all that needed to be developed was the Virtual Instruments (VI) that were used to create the IBIS model. These included a program to run the measurements sweeps and one to input all of the measurements data into the IBIS file. As such, the IBIS model project consisted of creating an IBIS model with Analog Devices equipment and documenting how it was done.

## 3.3 AD7626

The previous evaluation board for the AD7626 utilized an Altera field-programmable gate array (FPGA) to provide the convert start signal (CNV) to the analog-to-digital converter (ADC). This was not sufficient because the signal that the FPGA was too noisy at the required 10 MHz frequency. Therefore, a new clocking solution needed to be designed to provide a sufficiently low-jitter, 10 MHz CNV. After meeting with the sponsors at Analog Devices, it was determined that the new clocking solution would be centered on using a phase locked loop (PLL). However, the functional block diagram of the clocking solution changed depending on which PLL was chosen. Each of these solutions had pros and cons, and eventually, one was chosen to be the best fit for our schematic.

#### 3.3.1 AD9522-4

The AD9522-4 is a twelve low-voltage differential signaling (LVDS) output clock generator with an integrated 1.6 GHz voltage controlled oscillator (VCO). The VCO in the AD9522-4 would provide its own reference clock. it would output a 100 MHz clock to drive the off board field-programmable gate array (FPGA), as well as output the 10 MHz convert start signal (CNV) separately to both the AD7626 and the off board FPGA. A functional block diagram of this clocking solution is shown below in Figure 15.




Figure 15: Block Diagram of the AD9522-4 Centered Clocking Solution. This block diagram displays the signal flow of the proposed clocking solution which was centered on the use of the AD9522-4 PLL.

This clocking solution the used the AD9522-4 met all of the hardware requirements set by Analog Devices. However, the device was unnecessarily complicated for the task at hand, and this was reflected in the price. Cost is a large factor in the development of this evaluation board, so we did not choose to use the AD9522-4 as our PLL device.

#### 3.3.2 AD9515

The AD9515 is a 1.6GHz phase locked loop (PLL) clock distribution integrated circuit with two outputs. The AD9515 is a much simpler chip when compared to the AD9522-4. Therefore, unlike the AD9522-4, the AD9515 does not have an integrated voltage controlled oscillator (VCO) that can utilize as its reference. Consequently, an external oscillator needed to be integrated into the clocking solution. However, even with the need to purchase a second part,

the cost of using the AD9515 plus the oscillator was still cheaper than using the AD9522-4. Additionally, the AD9515 met the jitter requirement of the AD7626 analog-to-digital converter (ADC). Figure 16 illustrates the block diagram of the clocking solution centered on the use of the AD9515.




Figure 16 : Block Diagram of the AD9515 Centered Clocking Solution. This block diagram displays the signal flow of the proposed clocking solution which was centered on the use of the AD9515 PLL.

As stated above, the PLL (no matter which specific device is used) must output a 10MHz CNV to both the AD7626 ADC and the off board field-programmable gate array (FPGA), as well as a 100 MHz clock signal to the off board FPGA. Since the AD9515 only has two outputs, we decided to simply split the CNV signal. However, upon further investigation into the signal

type of the CNV, it was found that a low-voltage differential signaling (LVDS) signal must be terminated at the end of the line by shorting the complementary pair with a resistor. This means that the CNV could not simply be split, because it cannot be terminated in two places. Therefore, The AD9515 did not meet the requirements for our PLL.

#### 3.3.3 AD9513

Finding the simplest possible device that would correctly output three separate low jitter low voltage differential signaling (LVDS) signals was paramount. We found it appropriate to look in the same family as the AD9515. Our research yielded the AD9513, which is so similar to the AD9515, that ever the pin setup is exactly the same. However, just as we needed, it differed from the AD9515 in the key area of output options. The AD9513 has the ability to output three separate LVDS signals. Since very similar to the AD9515 means that the AD9513 will also need to utilize an external oscillator as its clock input. However, even with this additional cost, centering out clocking solution around the AD9513 still costs less than using the AD9522-4. The block diagram of the clocking solution centered on the AD9513 is shown below in Figure 17.




Figure 17: Block Diagram of the AD9513 Centered Clocking Solution. This block diagram displays the signal flow of the proposed clocking solution which was centered on the use of the AD9513 PLL.

Centering the clocking solution on the AD9513 best fits the three key factors of our decision making process. First, the AD9513 is as simple of a part that could be found that still adequately accomplished the task we needed it to. Appropriately, this also means that it is the cheapest. Second, the AD9513 has the ability to provide three separate LVDS outputs. This is essential as we need two LVDS signals sent to the off board field programmable gate array (FPGA) and one LVDS signal sent to the AD7626 analog-to-digital converter (ADC). Third, and most importantly, the three LVDS outputs of the AD9513 are sufficiently low jitter for the requirements of the AD7626 ADC.

## 3.4 AD7980

The AD7980 analog-to-digital converter (ADC) has an evaluation board and a development board, known as the System Development Platform (SDP), which provides an interfacing option for consumers for the AD7980. The SDP and evaluation board provide a method for testing and evaluating performance. However, it is understood that consumer applications will often have the ADC interfacing with other devices. Microcontrollers are an attractive option for this, as they provide interfacing options to many different peripherals, and as such can satisfy many general purpose needs [19]. In addition, the processing power of microcontrollers has improved, in order to satisfy higher end applications [19]. The current support of interfacing microcontrollers to the AD7980 consists of a generic driver written in the C programming language.

Analog Devices is unsure of how well the AD7980 will perform when interfaced with current high-end microcontrollers. In addition, feedback is needed as to the ease of use of their existing generic driver. Each microcontroller we used was required to interface with the AD7980 in a 4-wire CS mode, without a busy signal. Two microcontrollers from three different companies were to be selected, and the microcontrollers needed to be high end and selected in order to get the best performance possible out the AD7980. The first microcontroller had to be selected from Texas Instruments' MSP430 line, because its popularity with Analog Devices customers. In conjunction with this thought process, the other microcontroller should be selected from STMicroelectronics' product lines. The goal of this project is to take the existing generic driver supplied by Analog Devices and interface it with two different microcontrollers, evaluating the performance of the AD7980 with each one, as well as gauging the ease of use of the current generic driver.

#### 3.4.1 **Project Objectives**

In order to accomplish all the goals of this project, there are a number of project objectives that must be met, and technical challenges that must be overcome.

- A microcontroller needs to be selected from the product lineups specified. These
  microcontrollers need to be selected to specification so that the performance of the
  AD7980 should not be affected. Generally, this requires that the microcontrollers will
  need to be selected from higher end product lines. Also required for each microcontroller
  are a development board and a development environment for creating and loading
  programs onto the microcontrollers. Finally, cost efficiency should be a factor when
  selecting products.
- Communication between the AD7980 and the microcontrollers is key to the project. The code responsible for interfacing to the AD7980 needs to be optimized as much as possible, so as to impact the conversion time as little as possible. Analog Devices has specified that the microcontroller must communicate with the AD7980 using a 4-wire CS mode, without busy Serial Peripheral Interface (SPI).

• In order to produce a Fast Fourier Transform (FFT) for performance analysis, the microcontroller needs to be able to store the results of sixteen thousand AD7980 conversions. Once the conversions are complete, the data then has to be communicated over to a computer, where the data can be processed and the FFT can be produced, using National Instruments LabView.

## 3.4.2 Selecting a Texas Instruments MSP430 Microcontroller

The Texas Instruments MSP430 family is a series of 16-bit microcontrollers, specializing in low power applications. The family, seen in Figure 18, consists of over four hundred microcontrollers offering a broad range of features [20]. The CPU speed of the MSP430 line ranges from 8 MHz to 25 MHz. This will not be able to reach our target clock speed of just over 55 MHz. As to the other main factor, most of these microcontrollers support SPI. Based on clock speed alone, all but the MSP430F5xx series and the MSP4306xx series were weeded out, as in order to maximize the performance of the ADC, the maximum CPU clock speed offered by the MSP430 line of 25 MHz would need to be used. At this point, most of the 25 MHz microcontrollers in either family would have satisfied the requirements.

	- U	Jitra	a-Low Pow	er Per	formance	- 4	Analog Inte	egratio	on — Ea	sy	-to-	Use —		<b>→</b>
MSP43	0™			BOR		BOR		BOR			BOR			BOR
16-bit RIS	C CF	٧U	L092	DAC8	G2xxx	ADC10	F4xx	LCD	F5xx/6xx	MM	SVS	CC430	PMM	SVS
All devices f		re:	0.9V-1.65V Speed: 4 MHz	Comp	Speed: 16 MHz Flash: 0.5-16Kb	Comp	Speed: 8/16 MHz Flash: 4-120Kb	ADC10,12	Speed: 25 MHz Flash: 8-256Kb	8	SVM	Speed: 20 MHz Flash: 8-16Kb	æ	SVM
<ul> <li>16-bit times</li> <li>Watchdog times</li> </ul>			ROM: Up to 2Kb	SVS	RAM: Up to 512b	Temp	RAM: Up to 8Kb	SD16	RAM: Up to 18Kb		LDO	RAM: Up to 4Kb		LD0
<ul> <li>Internal Dig Controlled (</li> </ul>			RAM: Up to 2Kb GPIO: 11	BOR	GP10: 10-24	USCI	GPI0: 14-80	Comp	GP10: 32-83	I	MPY	GP10:40	ľ	MPY
<ul> <li>External</li> </ul>				WDT		UART		DAC12		ι	JSCI		U	ISCI
crystal sup • <50 nA pin	leak	age		A-POOL		Cap sense I/Os		DMA		1	DMA			oma
• <6 µs wake	up					BOR		MPY			USB			1 GHz RF
		SVS		BOR		ADC10,12		OpAmp		A	DC10		1	AES
FRAM	M	SVM	F1xx	ADC10, 12	F2xx	SD16				C	omp		C	omp
Speed 24 MHz		LDO	Speed: 8 MHz	Comp	Speed: 16 MHz	Comp		USART			RTC			RTC
FRAM 4-16kB	AD	C10	Flash: 1-60Kb	DAC12	Flash: 1-120Kb	DAC12		USCI			WDT		A	DC12
GPIO 14-28 Non-volatile	AD	C12	RAM: Up to 10Kb GPIO: 14-48	DMA	RAM: Up to 8Kb GP10: 10-64	DMA		ESP430			LCD			LCD
memory		SCI		MPY		MPY		SCAN_IF		5	SD24			
	DN	AN		svs		OpAmp		Basic Timer						
				USART		SVS		WDT+						
								RTC						
Some Devices	All D	evices				USI								

Figure 18: The Texas Instruments MSP430 product line. All microcontrollers in this family have CPU clock speeds below what is required to maximize the throughput of the AD7980 [20].

However, the MSP430F6xx series came with a liquid crystal display (LCD), which was unnecessary, and was otherwise identical to the MSP430F5xx series, so the selection was narrowed down to a single series. In addition to purchasing a microcontroller, the microcontroller also needed an evaluation board and software in order to program it. In this case, that was the deciding factor. The 64-pin MSP430F5xx Target board (MSP-TS430RGC64USB) was selected based on cost, and the recommended microcontroller, the MSP420F5528, to go along with it. This combination offered a good balance between the hardware that was necessary, with few frivolous features, while being available for purchase immediately. IAR Embedded Workbench Kickstart was selected because of familiarity with the program and the program is free to use.

MSP430 Product Line	SPI	Maximum System Clock	Advantages	Disadvantages	Lowest Total Cost
1 Series	yes	8 MHz	Few extra features	Low system clock	\$149.00
2 Series	yes	16 MHz	Few extra features	Low system clock	\$149.00
Value Line	yes	16 MHz	Few extra features	Low system clock	\$149.00
4 Series	yes	16 MHz		Low system clock Includes LCD	\$149.00
5 Series	yes	25 MHz	System Clock	Feature-rich	\$149.00
6 Series	yes	25 MHz	System Clock	LCD Feature-rich	\$148.00

 Table 2: Comparison of possible Texas Instruments MSP430 microcontrollers for selection. The selected product line was the 5 series.

#### 3.4.3 Selecting a STMicroelectronics Microcontroller

STMicroelectronics makes a couple of different lines of microcontrollers. They have two main lines; the STM8, which is a line of 8-bit microcontrollers designed for low power use, and the STM32, which are 32-bit microcontrollers based on ARM Cortex. The STM8 line was obviously not going to come close to the CPU clock speed requirement set out beforehand, so that left the STM32 line. Within the STM32 line, seen in Figure 19, there are seven series [21]. Only two of those series were able to meet the CPU clock speed requirement, the STM32 F2 and the STM32 F4. The STM32 F2 had a maximum CPU clock of 120 MHz, while the STM32 F4 had a CPU clock speed of 168 MHz. However, the STM32 F4 was also a digital signal processor (DSP), which was an unnecessary feature. Both series offered SPI as an option for interfacing to external devices. The STM32 F2 series was selected over the STM32 F4 because it offered everything that was desired, at a lower price, and with fewer frivolous features.




Figure 19: STMicroelectronics STM32 product line. The F1, F2, and F4 were all considered as potential series to choose from [21].

Selecting a microcontroller within this series was a matter of selecting an evaluation board, as the microcontrollers come soldered onto the boards. The IAR Kickstart for STM32 F2 (STM3220-SK/IAR) was selected not only because it was the least expensive option, but also because of its compatibility with the IAR Embedded Workbench Kickstart for ARM, a program that our group was familiar with.

Table 3: Selecting a STMicroelectronics fa	amily. The STM32 family was selected
--	--------------------------------------

ST Family	SPI	Maximum System Clock	Advantages	Disadvantages
STM8	yes	24 MHz	Lower cost	Low system clocks
STM32	yes	168 MHz	Adequate System Clocks	More Expensive

Table 4: Selecting a microcontroller from the STM32 family. The F2 product line was selected.

STM32 Product Lines	Maximum System Clock	Advantages	Disadvantages	Total Cost
F0	48 MHz		Low System Clock	\$199.00
F1	72 MHz	Adequate System Clock		\$289.00
F2	120 MHz	Good System Clock		\$299.00
F3	72 MHz	Adequate System Clock	Includes unnecessary DSP	\$249.00
F4	168 MHz	Good System Clock	Includes unnecessary DSP	\$299.00

# 3.5 Chapter Summary

The Input/Output Buffer Information Specification (IBIS) project had a proposed approach before we were assigned to the project by Analog Devices. This meant that the company had already outlined a procedure and a methodology that would be used to complete that project. Instead, the work that had to be done was figuring out how to best follow through with that procedure. With the three microcontrollers selected and purchased for the microcontroller project, the project could then move into the programming phase, in which the program that would run during testing was written. The low-jitter clocking solution selected for the AD7626 evaluation board fit all the needs specified by Analog Devices. With a phase-locked loop (PLL) selected, and the oscillator that would work with the PLL, design of the schematic of the new evaluation board was initiated.

# 4 Implementation

This chapter details the necessary tasks present in this project as well as the steps taken to complete them. The chapter is split into three sections, the analog-to-digital converter IBIS model generation, developing an AD7626 evaluation board methodology, and performance implications of interfacing the AD7980 to microcontrollers. Each section was then further broken down into what steps were necessary to complete each task.

## 4.1 Analog-to-Digital Converter IBIS Model Generation

The first task for the analog to digital converter (ADC) I/O Buffer Information Specification (IBIS) model generation project was to write a project plan that contained all of the information necessary for generating the IBIS model of the AD7091R, an ADC. The project plan provided a summary of what we had intended to do. This summary was checked by Analog Devices to ensure that we covered all of the parameters that we needed to. Once the plan was established, the sweeping program was developed. The sweeping program communicated between the Keithley 2420 source meter and the computer via LabView to gather the data required for the IBIS model. We then developed a Virtual Instrument (VI) that took the measured data from an excel file and transferred it to a text file. This VI was used to create the IBIS model for the AD7091R. The model was then tested to ensure that it was valid. By summarizing the steps taken to create the IBIS model, a guideline to generating IBIS models for a variety of devices was compiled.



Figure 20: The Keithley Source Meter. Using LabView, this device was programmed to run a sweep on the EVAL-AD7091RSDZ board.

#### 4.1.1 Writing a Project Plan

Our project plan consisted of an outline of all of the data necessary to generate an I/O Buffer Information Specification (IBIS) model. Writing the project plan provided a starting point for developing an IBIS model. The plan included all of the pins of interest to the model. This means that out of the ten pins on the device, only the output and the three inputs were included in the project plan. Each pin can be represented as a different kind of buffer and each kind of buffer requires different parameters to be modeled. The parameters summarize the behavior of the electrical characteristics of the device. These characteristics are the pull-up and pull-down curves, power and ground clamp curves, ramp rate, rising and falling waveforms, C\_Comp, and package parameters [1]. Either the values of these characteristics or the range over which they will be sampled should be indicated in the project plan. The model's name, pin names, and the conditions under which the device will be operating must also be mentioned. By looking at the project plan in Figure 21 it can be seen that the three inputs are the same buffer type. This means that only one of the three inputs needed to be modeled. The data gathered from the chosen input was applicable to all of the inputs.

The drive strength of the device is described in an IBIS model by the pull-up and pulldown curves [1]. The pull-up data describes the current versus voltage (IV) behavior of the device when the positive-channel MOSFET (PMOS) transistor is on and the output is in the logic high state [1]. The pull-down data describes the IV behavior when the negative-channel MOSFET (NMOS) transistor is on and the output is in the logic low state [1]. This data is acquired by sweeping the output from the maximum negative reflection ( $-V_{DRIVE}$ ) to the maximum positive reflection ( $2*V_{DRIVE}$ ) where  $V_{DRIVE}$  is a voltage that exceeds the maximum output voltage. This ensures that the areas where undershoot, overshoot, and reflection can occur are covered. The pull-up data is relative to  $V_{DRIVE}$  while the pull-down data is relative to ground [1]. This means that the output current of  $V_{DRIVE}$  relative data is dependent on the voltage between the output and  $V_{DRIVE}$  pins. Due to this, the pull-up data needs to be entered into the model using the following equation.

$$V_{TABLE} = V_{DRIVE} - V_{OUT}$$
 Equation 4 [1]

The power clamp curve represents the electrical behavior of the output when the power clamp diode is turned on while the ground clamp curve represents this behavior when the ground clamp diode is turned on [1]. As the ground clamp diode is only active when the output voltage is below ground, the ground clamp data must be taken over the range of  $-V_{DRIVE}$  to  $V_{DRIVE}$  [17]. The power clamp diode, however, is only active when output voltage is above  $V_{DRIVE}$  [1].

Click         Index         Expol_Info <sup>III</sup> Vidine         3 state         INA         Vidine to 2Midne         Vidi	8							I	8									
Toold name         State         NUA         Pull down         Down claimo         Jaine         Jaine         Jaine         Jaine         Jaine         Joine         Joine <td>Cpacka</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Cpacka</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Cpacka								Cpacka									
model name         supplie/lug red         builde         Full down         power clarmp         down         builde         down	9 RL	0	0	0	0				o RL(					Ц				
model name         supplie/lug nel Burlier design         levide cascing         Burling         Vidine to 2Vidine         Vidine to 2Vidine         lidine         lidine         lotine           DUTPUT         Vidine         3 state         NIA         -Vidine to 2Vidine         Vidine to 2Vidine	C COM								1 E O O O									
Model name     supply/Pull up ref buffer design     device conditions       OUTPUT     Vdrive     3 state     M/A       NUUT     Vdrive     input     M/A       NPUT     Vdrive     input     M/A       NPUT     Vdrive     input     M/A       NPUT     Vdrive     input     M/A       NPUT     Vdrive     input     M/A       OUTPUT     18v     5.5V     3.3V and 5'       VPUT and OUTPUT     18v     0.017PUT     5.0V       OUTPUT     2.5V     0.017PUT     3.3V and 5'       NPUT     18v     0.017PUT     18v       OUTPUT     3.3V     0.017PUT     3.3V       OUTPUT     3.3V     0.017PUT     3.3V		QNB							Π	gND	Я	Я	Я					
Model name     supply/Pull up ref buffer design     device conditions       OUTPUT     Vdrive     3 state     M/A       NUUT     Vdrive     input     M/A       NPUT     Vdrive     input     M/A       NPUT     Vdrive     input     M/A       NPUT     Vdrive     input     M/A       NPUT     Vdrive     input     M/A       OUTPUT     18v     5.5V     3.3V and 5'       VPUT and OUTPUT     18v     0.017PUT     5.0V       OUTPUT     2.5V     0.017PUT     3.3V and 5'       NPUT     18v     0.017PUT     18v       OUTPUT     3.3V     0.017PUT     3.3V       OUTPUT     3.3V     0.017PUT     3.3V		ve and								ve and	ie and	ie and	ve and					
Model name     supply/Full up rel buffer design     device conditions       NDUT     Vdrive     3 state     N/A       NUT     Vdrive     input     N/A       NPUT     Vdrive     input     N/A       NPUT     Vdrive     input     N/A       NPUT     Vdrive     input     N/A       NPUT     Vdrive     input     N/A       OUTPUT     18v     input     N/A       OUTPUT     18v     0017PUT     30v and 5'       OUTPUT     2.5v     0017PUT     3.0v       OUTPUT     3.0v     0017PUT     3.0v       OUTPUT     3.0v     0017PUT     3.0v       OUTPUT     3.0v     0017PUT     3.0v		to Vdri								to Vdri	to Vdri	to Vdri	to Vdri					
Model name     supply/Full up rel buffer design     device conditions       MPUT     Vdrive     3 state     N/A       NPUT     Vdrive     input     N/A       OUTPUT     18v     input     N/A       OUTPUT     18v     0017PUT     3.0V       OUTPUT     2.0V     0017PUT     3.0V       OUTPUT     3.0V     0017PUT     3.0V       OUTPUT     3.0V     0017PUT     3.0V       OUTPUT     3.0V     0017PUT     3.0V		enced								enced	enced	enced	enced					
Model name supplyPull up rel buffer design device conditions MPUT Varive 3 state NNA NPUT Varive input NNA NPUT Varive input NNA NPUT and OUTPUT models to be created for 18%, 2.5%, 3.3% and 5% VPUT and OUTPUT 18% OUTPUT 2.5% OUTPUT 3.5% OUTPUT 3.5% OUTPUT 3.5% OUTPUT 3.5% NPUT 18% NPUT 18% NPUT 2.5% NPUT 3.5% NPUT	dy f	Orefer							dvldt	Orefer	Örefer	Örefer	Örefel					
Model name supplyPull up rel buffer design device conditions MPUT Varive 3 state NNA NPUT Varive input NNA NPUT Varive input NNA NPUT and OUTPUT models to be created for 18%, 2.5%, 3.3% and 5% VPUT and OUTPUT 18% OUTPUT 2.5% OUTPUT 3.5% OUTPUT 3.5% OUTPUT 3.5% OUTPUT 3.5% NPUT 18% NPUT 18% NPUT 2.5% NPUT 3.5% NPUT		dGND								dGND	dGND	dGND	dGND					
Model name supplyPull up rel buffer design device conditions MPUT Varive 3 state NNA NPUT Varive input NNA NPUT Varive input NNA NPUT and OUTPUT models to be created for 18%, 2.5%, 3.3% and 5% VPUT and OUTPUT 18% OUTPUT 2.5% OUTPUT 3.5% OUTPUT 3.5% OUTPUT 3.5% OUTPUT 3.5% NPUT 18% NPUT 18% NPUT 2.5% NPUT 3.5% NPUT		trive an								trive an	trive an	trive an	trive an					
Model name supplyPull up relibutier design device conditions NPUT Variee input NVA NPUT Variee input NVA NPUT Varie input NVA NPUT ad OUTPUT models to be sreated for 18V, 25V, 33V ad 5N Varie input 18V OUTPUT 28V OUTPUT 28V OUTPUT 28V OUTPUT 28V OUTPUT 28V NPUT 18V NPUT 18V NPUT 28V NPUT 28V		d to Vd								d to Vd	dto Vd	dto Vd	dto Vd					
Model name supplyPull up rel buffer design device conditions MPUT Varive 3 state NNA NPUT Varive input NNA NPUT Varive input NNA NPUT and OUTPUT models to be created for 18%, 2.5%, 3.3% and 5% VPUT and OUTPUT 18% OUTPUT 2.5% OUTPUT 3.5% OUTPUT 3.5% OUTPUT 3.5% OUTPUT 3.5% NPUT 18% NPUT 18% NPUT 2.5% NPUT 3.5% NPUT	J	erence							J	erence	erence	erence	erence					
Model name     supplyPluit up relibutier design     device conditions       MPUT     Valvie     input     NHA       NPUT     Valvie     input     NHA       OUTPUT     18v     2.5V     3.3V and 5.       OUTPUT     18v     0.017PUT     18v       OUTPUT     2.5v     0.017PUT     3.3V and 5.       OUTPUT     2.5v     0.017PUT     3.3V and 5.       OUTPUT     2.5v     0.017PUT     3.0v       OUTPUT     3.0v     0.017PUT     3.0v	ŭlle.	10 Ce							fallin	10 C	0 E	0 0	90 0	Ц				
Model name     supplyPluit up relibutier design     device conditions       MPUT     Valvie     input     NHA       NPUT     Valvie     input     NHA       OUTPUT     18v     2.5V     3.3V and 5.       OUTPUT     18v     0.017PUT     18v       OUTPUT     2.5v     0.017PUT     3.3V and 5.       OUTPUT     2.5v     0.017PUT     3.3V and 5.       OUTPUT     2.5v     0.017PUT     3.0v       OUTPUT     3.0v     0.017PUT     3.0v		Ng NL								NG M	Ng N	Ng N	NG MC					
Model name     supplyPluit up relibutier design     device conditions       MPUT     Valvie     input     NHA       NPUT     Valvie     input     NHA       OUTPUT     18v     2.5V     3.3V and 5.       OUTPUT     18v     0.017PUT     18v       OUTPUT     2.5v     0.017PUT     3.3V and 5.       OUTPUT     2.5v     0.017PUT     3.3V and 5.       OUTPUT     2.5v     0.017PUT     3.0v       OUTPUT     3.0v     0.017PUT     3.0v		drive a								drive al	drive a	drive a	drive al					
Model name     supplyPluit up relibutier design     device conditions       MPUT     Valvie     input     NHA       NPUT     Valvie     input     NHA       OUTPUT     18v     2.5V     3.3V and 5.       OUTPUT     18v     0.017PUT     18v       OUTPUT     2.5v     0.017PUT     3.3V and 5.       OUTPUT     2.5v     0.017PUT     3.3V and 5.       OUTPUT     2.5v     0.017PUT     3.0v       OUTPUT     3.0v     0.017PUT     3.0v		ed to V								édtoV	edtoV	edtoV	ed to V					
Model name supplyPull up relibutier design device conditions NPUT Variee input NVA NPUT Variee input NVA NPUT Varie input NVA NPUT ad OUTPUT models to be sreated for 18V, 25V, 33V ad 5N Varie input 18V OUTPUT 28V OUTPUT 28V OUTPUT 28V OUTPUT 28V OUTPUT 28V NPUT 18V NPUT 18V NPUT 28V NPUT 28V	Ļ	sferenci							ļ	sferenci	sferenci	sferenci	eferenci					
Model name supplyPoll up refloring device conditions MPUT Volvie input MVA NPUT Volvie input NVA NPUT Volvie input NVA NPUT ad OUTPUT models to be sreated for 18V, 25V, 33V ad 5V Volvi ad OUTPUT 18V OUTPUT 28V OUTPUT 28V OUTPUT 28V OUTPUT 28V NPUT 18V NPUT 18V NPUT 28V NPUT 28V NPU	risin	<u>ب</u> ر 10	يو ا	يە ا					risin	۳ 9	<u>۳</u>	<u>۳</u>	<u>بة</u> ف	Ц	يو.	يو ا	يو ا	يو.
Model name supplyPoll up refloring device conditions MPUT Volvie input MVA NPUT Volvie input NVA NPUT Volvie input NVA NPUT ad OUTPUT models to be sreated for 18V, 25V, 33V ad 5V Volvi ad OUTPUT 18V OUTPUT 28V OUTPUT 28V OUTPUT 28V OUTPUT 28V NPUT 18V NPUT 18V NPUT 28V NPUT 28V NPU	Ê	∿driv	\+Vdriv	∿+Vdriv	•Vdriv				Ê	\+Vdriv	\+∀driv	\+∀driv	+Vdriv	dmg	\+Vdriv	\+Vdriv	\+Vdriv	•Vdriv
Model name supplyPoll up refloring device conditions MPUT Volvie input MVA NPUT Volvie input NVA NPUT Volvie input NVA NPUT ad OUTPUT models to be sreated for 18V, 25V, 33V ad 5V Volvi ad OUTPUT 18V OUTPUT 28V OUTPUT 28V OUTPUT 28V OUTPUT 28V NPUT 18V NPUT 18V NPUT 28V NPUT 28V NPU	10 pund	drive to	drive to	drive to	drive to				ound of	drive to	drive to	drive to	drive to	oundC	drive to	drive to	drive to	drive to
Model name supplyPoll up refloring device conditions MPUT Volvie input MVA NPUT Volvie input NVA NPUT Volvie input NVA NPUT ad OUTPUT models to be sreated for 18V, 25V, 33V ad 5V Volvi ad OUTPUT 18V OUTPUT 28V OUTPUT 28V OUTPUT 28V OUTPUT 28V NPUT 18V NPUT 18V NPUT 28V NPUT 28V NPU	Ŗ	ive -V	ive -V	ive -V	ive -V				Ĕ	ive -Vi	ive -Y	ive -Y	ive -V	Ē	ive -Vi	ive -Vi	ive -Vi	ive -Vi
Model name supplyPoll up refloring device conditions MPUT Volvie input MVA NPUT Volvie input NVA NPUT Volvie input NVA NPUT ad OUTPUT models to be sreated for 18V, 25V, 33V ad 5V Volvi ad OUTPUT 18V OUTPUT 28V OUTPUT 28V OUTPUT 28V OUTPUT 28V NPUT 18V NPUT 18V NPUT 28V NPUT 28V NPU	Ê	0 2xVdri	0.2xVdri	0.2xVdri	0.2xVdri				Ê	0.2xVdri	0.2xVdri	0.2xVdri	0.2xVdri		o 2xVdri	0.2xVdri	0.2xVdri	0.2xVdri
Model name supplyPoll up refloring device conditions MPUT Volvie input MVA NPUT Volvie input NVA NPUT Volvie input NVA NPUT ad OUTPUT models to be sreated for 18V, 25V, 33V ad 5V Volvi ad OUTPUT 18V OUTPUT 28V OUTPUT 28V OUTPUT 28V OUTPUT 28V NPUT 18V NPUT 18V NPUT 28V NPUT 28V NPU	ower cla	drive to	drive to	drive to	drive to				wer cla	drive to	drive tr	drive tr	drive tr		drive to	drive to	drive to	drive to
Model name supplyPoll up refloring device conditions MPUT Volvie input MVA NPUT Volvie input NVA NPUT Volvie input NVA NPUT ad OUTPUT models to be sreated for 18V, 25V, 33V ad 5V Volvi ad OUTPUT 18V OUTPUT 28V OUTPUT 28V OUTPUT 28V OUTPUT 28V NPUT 18V NPUT 18V NPUT 28V NPUT 28V NPU	×	rive .∛	<u>&gt;</u>	~	~				Ц Ц Ц	ive -V	ive -V	ive -V	ive -V	Н	~	<u>&gt;</u>	<u>&gt;</u>	> <u>-</u>
Model name supplyPoll up refloring device conditions MPUT Volvie input MVA NPUT Volvie input NVA NPUT Volvie input NVA NPUT ad OUTPUT models to be sreated for 18V, 25V, 33V ad 5V Volvi ad OUTPUT 18V OUTPUT 28V OUTPUT 28V OUTPUT 28V OUTPUT 28V NPUT 18V NPUT 18V NPUT 28V NPUT 28V NPU	ş	to +Vd							ş	to +Vd	to + \d	to +\d	to +Vd					
MPUT Volvie SupplyPoulter design device conditions MPUT Volvie input MVA NPUT Volvie input NVA NPUT Volvie input NVA NPUT Volvie input NVA NPUT 18V OUTPUT 18V OUTPUT 2.5V OUTPUT 2.5V OUTPUT 2.5V NPUT 18V NPUT 18V NPUT 2.5V NPUT 2.5V NPUT 2.5V NPUT 2.5V NPUT 2.5V NPUT 2.5V NPUT 2.5V NPUT 2.5V	Pulle	Vdrive							Pull de	Vdrive	Vdrive	Vdrive	Vdrive					
Model name supplyPoll up refloring device conditions MPUT Volvie input MVA NPUT Volvie input NVA NPUT Volvie input NVA NPUT ad OUTPUT models to be sreated for 18V, 25V, 33V ad 5V Volvi ad OUTPUT 18V OUTPUT 28V OUTPUT 28V OUTPUT 28V OUTPUT 28V NPUT 18V NPUT 18V NPUT 28V NPUT 28V NPU		drive .								drive .	drive.	drive.	drive.					
Model name supplyPull up relibutier design device conditions NPUT Variee input NVA NPUT Variee input NVA NPUT Varie input NVA NPUT ad OUTPUT models to be sreated for 18V, 25V, 33V ad 5N Varie input 18V OUTPUT 28V OUTPUT 28V OUTPUT 28V OUTPUT 28V OUTPUT 28V NPUT 18V NPUT 18V NPUT 28V NPUT 28V		e to 2x/								eto 2∦\	e to 2%	e to 2%	e to 2%					
Model name     supplyPolytPolyton       Burget     SupplyPolytPolyton       NPUT     Variase       NPUT     18/V       OUTPUT     18/V       OUTPUT     18/V       DUTPUT     28/V       OUTPUT     28/V       OUTPUT     33/V       OUTPUT     28/V       NPUT     18/V       NPUT     28/V	Pullu	-Vdriv.							Pullu	-Vdriv.	-Vdriv,	-Vdriv,	-Vdriv.					
model name supplyPul up reliance device cor       OUTFUT     Vidrive       NPUT     10       OUTPUT     25%       OUTPUT     20%       NPUT     26       NPUT     28       NPUT     28       NPUT     28       NPUT     28       NPUT     28	ditions																	
model name     supplyPull up rel buffer design dev       DUTFUT     Vdrive     NH       NPUT     Vdrive     NH       NPUT     Vdrive     NH       NPUT     Vdrive     NH       NPUT     Vdrive     Input       NPUT     Vdrive     Input       NPUT     Vdrive     Input       NPUT     Vdrive     Input       NPUT     18v     0       OUTPUT     3.0v     0       NPUT     18v     0       NPUT     3.0v     0       NPUT     3.0v     0       NPUT     1.8v     0       NPUT     1.8v     0       NPUT     3.0v     0	109 001							5V, 3.3										
model name     supple/Pull up rel buffer desi       DUTPUT     Vdrive     3 state       NPUT     Vdrive     input       OUTPUT     3:30     0UTPUT       OUTPUT     5:50     0UTPUT       NPUT     5:00     0UTPUT       NPUT     1:80     0UTPUT	n dev	ž	M	N	N			1.81,2	Н	$\vdash$				Н	$\vdash$			
model name supplyPull uprel buff NPUT Vdrive inpu NPUT Vdrive inpu NPUT Vdrive inpu NPUT and OUTPUT models to be cret OUTPUT 18v OUTPUT 25v OUTPUT 25v OUTPUT 25v OUTPUT 25v NPUT 18v NPUT 25v MPUT 18v NPUT 25v MPUT 25v MPUT 25v MPUT 25v MPUT 25v MPUT 25v MPUT 25v MPUT 25v	er desic	2						sted for										
model name supple/Pull upr DUTPUT Vative NPUT Vative NPUT and OUTPUT Nodels to OUTPUT 18v OUTPUT 25v OUTPUT 25v OUTPUT 25v NPUT 25v NPUT 25v NPUT 25v	e bulk	3st;	D	Ē.	E			be crea	Ц					Ц				
model name supplyF DUTPUT Vdrive NPUT Vdrive NPUT Vdrive NPUT and OUTPUT mo OUTPUT 18v OUTPUT 18v OUTPUT 25v OUTPUT 25v NPUT 18v NPUT 25v NPUT 25v NPUT 25v NPUT 25v NPUT 50v	i dh ll							dels to										
model name Is OUTPUT V NPUT V NPUT V NPUT 3Ad OUTPUT 25v OUTPUT 25v OUTPUT 25v OUTPUT 25v NPUT 18v NPUT 18v NPUT 18v NPUT 25v NPUT 25v NPUT 25v	H Hody	đije	drive	drive	dije di		05.25V	Ê 5										
MOUTPUT OUTPUT INPUT INPUT OUTPUT OUTPUT OUTPUT INPUT 13 INPUT 13 INPUT 13 INPUT 13 INPUT 13 INPUT 13 INPUT 13 INPUT 13 INPUT 13 INPUT 13 INPUT 13 INPUT 13 INPUT	٩ کار	>		>	>	i	1.657 (C	E E	Η	<u>8</u>	2.5v	33	205	Η	>		2	2
<u> 892222 85 9999</u> 2222	del nar	E	5	5	5		Ē	T and		됩	됩	됩	E		81 10	UT 21	UT 3.5	INPUT 5.0v
	е Ш	3	₹	₹	ST IN		COVED	te INPL	Н	30	S	S	S	Н		₹	₹	₹
Vdrive co SCLK I SCLK I CCS CONVST CONVST CONVST I NPUT I INPUT	pinnan	8	SCLK	ഋ	SONY		MIIN.	Separa		<u>M</u>					INPUT			

Figure 21: Project Plan- A summarization of all of the data that will be included in the IBIS model. This plan provides a framework from which to start creating the IBIS Model.

As such, the power clamp data must be taken over the range of  $V_{DRIVE}$  to  $2*V_{DRIVE}$  and is relative to  $V_{DRIVE}$ .

The ramp rate describes the transition rate when there is a switch in the logic state on the output [1]. It is measured from 20% to 80% of the maximum voltage level on the Voltage versus Time (VT) graph, with an assumed resistive load of  $50\Omega$  [1]. This can generate four different waveforms, two describing the rise time and two describing the fall time. For both the rising and falling graphs, one should have the load connected to V<sub>DD</sub> and the other with the load connected to ground.

C\_Comp is the value of the silicon die capacitance [1]. It is the capacitance referenced from the pad back into the buffer and has a different value for the minimum, typical, and maximum conditions of the device [1]. The package parameters are the electrical characteristics of the packaging of the device that have an effect on operation [1]. Pin resistance (R\_Pin), pin inductance (L\_Pin), and pin capacitance (C\_Pin) represent the electrical characteristics for each pin-to-buffer connection [1]. Package resistance (R\_Pkg), package inductance (L\_Pkg), and package capacitance (C\_Pkg) represent the electrical characteristics for the overall package [1].

In regards to the AD7091R, there are four pins of interest. These pins are the Serial Data Output (SDO), the Serial Clock (SCLK), the Chip Select (CS), and Convert Start (CONVST) [22]. The SDO is an output while the SCLK, CS and CONVST are inputs. The SDO is modeled by a three-state output buffer while the inputs are modeled by an input buffer. The three-state output buffer required all of the previously stated parameters to be defined. However, the input buffers only needed to define the power and ground clamp curves, C\_Comp, and package parameters. Since the SCLK, CS and CONVST were the same buffer under the same conditions,

only one needed to be modeled. This model could then be used for all three inputs. The threestate output buffer is shown in Figure 10 and the input buffer is shown in Figure 11.

#### 4.1.2 Setting up the Equipment for the AD7091R IBIS Model

Once the project plan had been completed, work on the I/O Buffer Information Specification (IBIS) model began. This started with configuring the Keithley 2420, the source meter selected for use in this project for its data collection capabilities, to communicate with a computer using the General Purpose Interface Bus (GPIB) connection provided to us. We chose to use the Keithley 2420 because it was recommended to us by Analog Devices as a readily available device that met our needs for the project. This was accomplished by going into the menu, selecting communications, and selecting GPIB. The desired address for the device then needed to be selected, as multiple devices can be connected through one GPIB connection. The GPIB cable connected to the USB port of the computer in use. The address identifies the device to the GPIB controller. The next step was to download the Keithley 24xx drivers in National Instruments LabView. These drivers allow the computer to recognize that there is a GPIB device connected and to interface with it. The final step was to install the National Instrument Virtual Instrument Software Architecture (NI-VISA) version 3.2 or later. This step may be unnecessary if NI-VISA is already installed on the computer. NI-VISA provides the programming interface between the hardware and LabView [23].

The second device that needed to be configured was the Digital Phosphor Oscilloscope (DPO) 4054. The process for configuring the DPO was much simpler than the Keithley 2420. The DPO comes equipped with a Universal Serial Bus (USB) port. Using a flash drive, all of the pertinent data can be transferred to a computer.

#### 4.1.3 Taking the Measurements for the AD7091R IBIS Model

In order to record the Current versus Voltage (IV) characteristics of the AD7091R, a virtual instrument (VI) was designed in LabView. By altering one of the example LabView VIs offered in the Keithley driver, we were able to develop a VI that allowed us to set up measurement options that controlled voltage range, the number of samples to be taken, how long the sweep will take and where the data would be saved to. This program was then used to record the IV characteristics of the AD7091R inputs and output.

The Keithley 2420 was used to measure the voltage characteristics of the device. It was connected to EVAL-AD7091RSDZ, the evaluation board in Figure 22, as shown below in Figure 23. The configuration shown is set up to measure electrical characteristics of the Serial Data Output (SDO). Using the LabView VI the Keithley 2420 ran sweeps on the AD7091R to gather the Current verses Voltage (IV) characteristics of the input and output pins needed to generate the IBIS model.

A DPO4054 oscilloscope was used to obtain the ramp rate and Voltage versus Time (VT) data. In order to obtain the  $V_{DRIVE}$ -relative waveforms, the evaluation board for the analog-to-Digital Converter (ADC) AD7091R was connected to the System Demonstration Platform (SDP). The evaluation board was powered by an Agilent E3630A Triple Output DC Power Supply. The DC power supply provided the evaluation board with 1.8V, 2.5V, 3.3V, and 5V. A measurement was taken at each of these voltage levels with a 50 $\Omega$  resistor connected between the Serial Data Output (SDO) pin and the  $V_{DRIVE}$  pin. This setup allowed the oscilloscope to gather  $V_{DRIVE}$ -relative timing data. In order to obtain a measurement, the oscilloscope was connected to the SDO pin and Ground (GND) pin. With this setup, when the SDP supplied a signal to the evaluation board the signal was displayed on the oscilloscope.




Figure 22: The evaluation board to test the AD7091R. This board allowed us to control under which conditions the AD7091R was tested and to record the results.

Pin Number	Pin Description	M <sub>nemonic</sub>
1	Power Supply Input	V <sub>DD</sub>
2	Voltage Reference Input Output	REF <sub>IN</sub> /REF <sub>OUT</sub>
3	Analog Input	V <sub>IN</sub>
4	Decoupling Pin	REGCAP
5	Analog Ground	GND
6	Convert Start	CONVST
7	Chip Select	CS
8	Serial Clock	SCLK
9	Serial Data Output	SDO
10	Logic Power Supply Input	V <sub>DRIVE</sub>

 Table 5: The pins titles and operation of the AD7091R.




Figure 23: This Figure displays how the Keithley 2420 was connected to the EVAL-AD7091RSDZ.

The oscilloscope is then able to capture a single sample. In order to obtain the ground-relative waveforms a  $50\Omega$  resistor was connected between the SDO pin and the GND pin and the process was repeated.

To obtain data on the rising and falling edge, we took advantage of the oscilloscope's ability to focus onto critical portions of the waveform. In order to obtain the ramp rate of the rising waveforms, one cursor on the oscilloscope screen was placed at 20% of the maximum voltage and another was placed at 80% of the maximum voltage thereby displaying the change in voltage levels between these two points as well as time it took between changes.



Figure 24: The Agilent Triple Output Power Supply. This is an adjustable power supply that was used to test the device under different voltage levels at VDRIVE.




Figure 25: The DPO4054 Oscilloscope. This oscilloscope was used to measure and record the VT data as well as the ramp rate of the device under testing.

The individual sweeps and measurements gathered by the Keithley 2420 source meter and DPO4054 scope were saved as .csv file. This data needed to be transferred to the IBIS file format. This was accomplished by developing a LabView virtual instrument (VI) that took the data from a .csv and put it into a .ibs file. The program built the appropriate framework for the IBIS model and then entered the measurement data where appropriate.

## 4.2 Developing an AD7626 Evaluation Board Methodology

With projects as large as developing an improved evaluation board for an analog-todigital converter (ADC), there needs to be a well-defined project plan. Each step taken in the methodology must be planned out and documented. For the AD7626, one of the largest parts of the project involved leveraging designs from the schematics of evaluation boards of similar ADCs. Portions of the previous evaluation board for the AD7626 that were not the source for errors at high speeds were repurposed and used in our new schematic. A new clock source to supply the convert start signal (CNV) needed to be designed, programmed, and interfaced with the previous hardware. However, the user still needed to have the ability to choose between supplying the AD7626's CNV from the new clocking solution and the off board fieldprogrammable gate array (FPGA).

The AD7626 evaluation board project exists because the previous evaluation board (shown in Figure 26) was not able to provide a clear enough convert start signal (CNV) to the AD7626 at the high frequencies that the analog-to-digital converter (ADC) is capable of. Therefore the first goal was to decide upon a clocking solution that would be able to supply a high frequency, low jitter CNV signal to the ADC.




Figure 26: Previous Evaluation Board for the AD7626 (ADC). It utilizes an Altera FPGA to supply the CNV to the ADC, but this method resulted on a signal which was too noisy to allow the ADC to function properly.

## 4.2.1 Researching Clocking Solutions

Further researched was needed before a decision could be reached on how to develop the clocking solution. A quick search for "Low Jitter Clocking Solutions" yielded many relevant results. This led to the need to learn of the most popular approaches. These approaches included phase locked loops (PLLs), delay locked loops (DLLs), and other jitter attenuation circuitry. Once significant knowledge was gained about the pros and cons of these low jitter clocking solutions, they were brought to the project advisors at Analog Devices. Through conversing both through email and personal meetings, it was discovered that using a PLL was the assumed solution to their clocking problem. We did not want the bias of Analog Devices to get in the way of choosing the best clocking solution, but we ultimately found that using a PLL was, in fact, the best choice.

#### 4.2.2 Choosing the Best Part

Once the decision to use a phase locked loop PLL centered clocking solution was made, our research could become more focused. A PLL had to be selected that would fit the needs of the project. Since we are working for Analog Devices, there are obvious advantages of working with Analog Devices parts. We searched the Analog Devices website for PLL parts, as well as notes on their specific applications and uses. Taking advantage of video tutorials and explanations of Analog Devices products, we decided to contact the lead speaker, an engineer at the Greensboro, MA office. After explaining our project, he gave excellent insight as to many PLL options. The final decision was to use the AD9513, based on three key factors. The first deciding factor was if this PLL met the required low jitter specifications. The data sheet for the AD7626 boasts a signal to noise ratio (SNR) of 91.5 dB, while the datasheet of the AD9513 boasts a jitter performance of approximately 300 fs at 10 MHz. The relationship of a device's SNR (dB) and its jitter is shown in Equation 5:

$$SNR(dB) = 20 \log \left(\frac{1}{2\pi f_A t_1}\right)$$
Equation 5  
$$f_A = the highest analog frequency being digitized$$
$$t_1 = the RMS jitter on the sampling clock$$

Using this equation, we found that the maximum jitter time that a signal provided by the PLL could provide without reducing the performance of the ADC is 423.4 fs. As said above, the jitter performance of the AD9513 is approximately 300 fs at the desired frequency. Therefore, the AD9513 meets the low jitter recommendations. We also know from out design approach that the PLL would need at least three low-voltage differential signaling (LVDS) outputs. The

AD9513 has six outputs which can be paired and configured as three LVDS outputs. Finally, research needed to be done as to whether a cheaper part existed that also satisfied these two factors. This research did not yield any results, so the decision was made to work with the AD9513.

Since the AD9513 does not have an internal oscillator, we needed to find a simple external oscillator part to supply the clock input to the PLL. Finding an appropriate oscillator can be very overwhelming, as there are a plethora of options from many manufacturers. We decided the best strategy would be to consult some of the application engineers at Analog Devices as to whether they have recently worked with oscillators in any of their projects, and if they would be willing to make a recommendation, as well as provide a PADS schematic part. We were sent in the direction of the Kyocera KC3225 family of oscillators. After a quick search from popular distributors, we found a model in that family that will provide a 100MHz CMOS CLK signal to the PLL. The AD9513 can then send this clock in the form of a low-voltage differential signaling (LVDS) signal to the FPGA that it can use an alternative clock source, if the native clock is too jittery.

#### 4.2.3 Schematic Design

Once the PLL and oscillator were selected, the next step was to start designing the schematic. Analog Devices, in Limerick, uses a schematic/layout program by Mentor Graphic called PADS. Much of the new design will be able to be leveraged from the schematics of the AD7960 evaluation board, as well as a proposed schematic for the AD7626, which never made it to fabrication. The power supplies, interface, and external reference sheets will all be copied from the AD7960 board, while the device and analog front end sheet will be copied from the

AD7626 schematic. However, while being able to copy parts from other schematics is very convenient, it does not mean that everything will work together.

Regarding the AD7960, we will need to make sure the voltage levels and connections line up to those of the AD7626. The AD7626 and the AD7960 are very similar, but they are not the same. This can easily be seen in the logic levels of the two devices. The AD7960 runs at a logic level of 1.8V, while the AD7626 runs at a logic level of 2.5V. One example of the small modifications that will need to be made is shown in Figure 27. This image is of the level translator on the interface sheet of the AD7960 schematic, as well as the changes that will need to be made to make it work with the AD7626.




Figure 27: Level Translator on the AD7960 Interface Sheet. This Image exemplifies the slight modifications that will need to be made to leveraged schematic pieces. Specifically, this part will need a 2.5V input into VCCA. Also, because there are two unnecessary inputs and outputs, we will search for a simpler part with 2 inputs and outputs instead of four. If this search does not yield satisfactory results, we will leave the unnecessary ports disconnected.

In order to gain a greater knowledge in how the AD7960 schematic works, and how it will need to be changed to function with the AD7626, we will need to seek the advice of one of the head engineers of the AD7960 project. After the leveraged parts of the previous schematic are modified to work with the AD7626, the PADS sheet for the new clocking solution needs to be created. One upside to working in PADS is that after someone at Analog Devices creates a part to be used in the program, it can then be used by everyone else on the network, which saves a lot of time. By going to Analog Devices applications engineers for an oscillator recommendation, we not only get reliable part, but we can also expect that the part had already been built in PADS. Unfortunately, this is not the case for the AD9513. Consequently, we will need to create a new symbol for the device, as well as for some other integrated circuits that will be utilized in the design.

The PADS software is very intuitive and user friendly when it comes to the basics, but to be able to create a part from scratch, we will need to seek out the help of an applications engineer that regularly works in the program. With his instruction we will be able to build the part into PADS and the circuitry around it can be developed. While this schematic sheet will require more design than the others, we can still take advantage of existing schematics on the Analog Devices website that use the AD9513. Once we are satisfied with the design, the schematic will be submitted to the project adviser, along with a bill of materials for all of the parts existing on the plan. After making the appropriate changes to gain the approval of Analog Devices, the schematic will go through a final review before being sent to the layout department for fabrication.

# 4.3 Performance Implications of Interfacing the AD7980 to Microcontrollers

The initial objective of the microcontroller project was to identify microcontroller families that would make good candidates for interfacing with the AD7980 analog-to-digital converter (ADC). Once families were selected, individual microcontrollers within those families could be selected for a final review before purchasing. Analog Devices provides a generic device driver for use on their website, but this driver needed to be developed further to interact with each microcontroller. This is because each one has different registers, and different ways of accessing these registers. In addition to editing the driver, a program for each microcontroller needed to be developed that would be suitable for testing the performance of the ADC. Finally, the ADC was tested and the performance was evaluated.

#### 4.3.1 Selecting the Microcontrollers

Analog Devices specified that the project was to use three microcontrollers from three different companies. One microcontroller was required to be from the Texas Instruments MSP430 family, due to its immense popularity. The other two were left to the group's discretion, but it was recommended that the other two microcontrollers be selected from the offerings of STMicroelectronics and Freescale. When it came to selecting potential families, and then the individual microcontroller, there were two defining factors. First, the microcontroller needed to be able to utilize the Serial Peripheral Interface (SPI) when communicating with external components. Second, the microcontroller needed to have a high frequency system clock. The group needed to find the minimum system clock speed in order to maintain the AD7980's maximum throughput of 1 mega samples per second (MSPS).




Figure 28: The timing diagram for SPI 4-wire CS mode without busy. In order to maintain maximum ADC throughput,  $t_{ACQ}$  must be less than the minimum  $t_{CYC}$  less the maximum  $t_{CONV}$ . [11]

Figure 28 shows the timing diagram for a conversion on the AD7980 using SPI 4-wire CS mode without a busy indicator [11]. This was the same mode that was used when interfacing with the microcontrollers. The data sheet for the AD7980 lists the minimum amount of time that the AD7980 needs from one conversion start to the next conversion start,  $t_{cvc}$ , as a minimum of 1000 nanoseconds (ns) [11]. Therefore, in order for the ADC to reach maximum throughput of 1 MSPS,  $t_{cvc}$  needs be at its minimum of 1000 ns. The maximum conversion time,  $t_{cosv}$ , is 710 ns, as listed on the data sheet [11]. Subtracting  $t_{cosv}$  from  $t_{cvc}$ , results in the minimum acquisition time,  $t_{aco}$ , at 290 ns. This is the minimum amount of time that the microcontroller has to read out the conversion, and needs to be minimized in order to maximize throughput. Since the AD7980 is a 16-bit ADC, in order to get the minimum period of the SCK,  $t_{aco}$  is divided by 16 bits, resulting in a minimum of 18.125 ns/bit. This translates to a minimum clock of 55.1725 MHz. In order to maintain the AD7980's maximum throughput, the microcontrollers needed a clock of at least 55.1725 MHz.

#### 4.3.2 Developing the Code for the MSP430

The purpose of the program designed for each microcontroller is exactly the same, although there are variations in the actual code due to differences in how the microcontrollers are accessed. The objectives of the program were to establish the Serial Peripheral Interface (SPI) with the AD7980 analog-to-digital converter (ADC), initiate the conversion, and maintain conversions at the maximum rate provided for by the microcontroller. The program must use the generic microcontroller driver, provided by Analog Devices, to assist with the interfacing between the microcontroller and the AD7980. In addition, a method for exporting the data out of the memory of each microcontroller was needed in order to get the performance specifications. All of the programming was done in the C programming language. The completed programs for each microcontroller can be seen in Appendix B.

In order to communicate effectively with the microcontrollers, the serial peripheral interface (SPI) was used. The generic driver from Analog Devices takes this into account, and provides an empty function declaration, *SPI\_Init*, in the file communication.c for the user to complete, as this initialization function will vary from microcontroller to microcontroller. The function declaration provides for four input variables, representing the SPI clock to be used, whether the data is transmitted most significant bit (MSB) or least significant bit (LSB) first, the SPI clock polarity, and the SPI clock phase. The SPI clock just had to be above 55 MHz, in order to minimize transfer time. In the case of the MSP430, where this was not possible, the maximum clock of 25 MHz was used. MSB first was used in all microcontrollers, as that was the mode used by the AD7980. The SPI clock polarity determines whether the data is transmitted on the rising or falling edge of the clock. In this case, the rising edge of the clock was used. Finally, the clock phase determines whether the data is sampled on the first or second clock edge (the data must be made available a half clock cycle before the sample).

The next function that had to be developed for each microcontroller within the generic driver was the *SPI\_Write* function. This is a simple function that accepts an input of one byte of data, writes the data to the register that holds the data to be shifted out on the Master Out/Slave In (MOSI) line, and then waits for the transfer to complete before terminating. This function is responsible for transmitting the signal to initiate a conversion, as the conversion starts when the MOSI has a rising edge.

Implementing the read function was crucial to the project, as the data had to be recorded in order to determine the performance of the ADC. *SPI\_Read* is the function responsible for this, and is very similar to *SPI\_Write*, due to the full-duplex nature of SPI. *SPI\_Read* accepts a pointer to a variable that can contain a word of data. First, the function writes a dummy byte to the transfer register. This dummy byte consists of all one is order to keep the MOSI high during the conversion. Once the transfer is complete, the received register is read out and placed in the location specified by the pointer passed to the function. If the microcontroller is capable of sixteen bit transfer, then this is the end of the function and it terminates. However, the MSP430 is not capable of word transfer, and instead needs two eight bit transfers to acquire all of the data. To do this, another dummy byte is written to the transfer register. When the transfer completes for the second time, the data in the location determined by the pointer passed to the function is shifted over a byte and ORed with the data in the received register. The function then terminated.

The functions provided in AD7980.c required only slight editing in order to ensure compatibility. *AD7980\_Init* simply calls *SPI\_Init*, and returns whether the initialization was successful. The inputs to *SPI\_Init* simply needed to be altered to set up the SPI correctly for each device. *AD7980\_Conversion* is a function the controls the entire conversion process for the AD7980. It has no inputs, and returns the conversion result. Slight changes needed to be made to

this function in order to ensure correct operation. The variable *txData* which contains FFFEh in the generic driver needed to be changed to 7Fh for the MSP430 (because of single byte transfers) and to 7FFFh for the other microcontrollers. This change needed to be made in order to reflect the MSB first transfer of the AD7980, as 7FFFh would send a zero first, while FFFEh would send a zero last. This just minimizes the time in between conversions by providing a rising edge on the MOSI as soon as possible. Next, a software delay needed to be implemented after calling SPI\_Write and setting the CS low, as the microcontrollers were all able to transfer the data faster that the AD7980 could complete a conversion (710 ns maximum). Finally, setting the CS low and setting the CS high needed to be edited for each microcontroller, as the command and output pins differed.

Once the program for each microcontroller was complete, tests had to be run in order to derive the performance of the ADC with each microcontroller. These tests included throughput of the ADC, signal to noise ratio of the conversion, and bit rate of the microcontroller.

#### 4.3.3 Testing the Performance Specifications

In order to correctly test the AD7980 analog-to-digital converter (ADC) with the microprocessor, a modified AD7980 evaluation board was used, in conjunction with a breakout board. This allowed the microcontroller evaluation board to be connected and properly interfaced to the AD7980. Finally, a signal generator was used to provide the positive and negative terminals of the input signal. The performance specifications that were of interest were the throughput achieved with the ADC and microcontroller, and the signal to noise ratio (SNR) of the signal after conversion.

Before testing could begin, the AD7980 evaluation board needed to be modified, as the SDP interface uses a three wire SPI, instead of the four wire SPI that will be used by the

microcontrollers. On the evaluation board, the SDI pin is tied to  $V_{DRIVE}$ , along with OVDD [24]. In order to implement a four wire SPI, the SDI pin needed to be accessed. As a solution to this, the OVDD pin was raised, and tied to  $V_{DRIVE}$  elsewhere on the board. The resistor R26 and the capacitor C42 were desoldered and removed from the board, and pads left open by the resistor and the capacitor allowed a wire to be conne3cted to SDI. The modificat6ions made to the board can be seen in Figure 29.




Figure 29: The AD7980 evaluation board that was used. The blue wire connects to the raised OVDD pin on one end, and to V<sub>DRIVE</sub> on the other. The red wire allows connections to the SDI pin on the AD7980.




Figure 30: Oscilloscope image of an AD7980 conversion. C2 is the convert start, C1 is the chip select, C4 is the SPI clock, and C3 is the data out. [25]

The throughput of an ADC is measured in samples per second. Deriving the throughput of the ADC was a relatively simple task. An oscilloscope was connected to the 4 wires interfacing the AD7980 to the microcontroller. C2 in Figure 30 is the convert start (CNV), and signals the start of a conversion by switching high [25]. C1 in Figure 30 is the chip select (CS or SDI on the AD7980), and allows the converted data to be transferred over the SPI. C4 in Figure 30 is the clock that the converted data is transferred out on (SCK). C3 in Figure 30 is the data being transmitted out (SDO), least significant bit (LSB) first. When a conversion is viewed on the oscilloscope, the conversion time that has been elapsed can be seen, and can be used to find the throughput. This is found by the equation in Equation 6.

$$throughput = (conversion time)^{(-1)}$$
 Equation 6

This result is the samples that the ADC is able to complete per second when interfacing with the microprocessors.

Finding the SNR was more complicated. Computing the SNR requires a large number of conversions for accuracy purposes. To calculate the SNR, the data from a large number of conversions is input into a specially designed LabView Virtual Instrument (VI) for creating Fast-Fourier transform (FFT) plots, and then the VI calculates the overall SNR of the system. Sixteen thousand conversions are needed in order for the FFT to be accurate. Because the SNR is so heavily dependent on frequency, the conversions will needed to be tested across a broad range, in order to get the best possible picture of how the microcontroller and the SPI interface affect the performance of the AD7980.




Figure 31: The setup used in the lab for collecting data to test the SNR performance of the microcontrollers. In this case, the MSP430 is being tested.

To generate the analog waveform used for testing, an Audio Precision SYS-2722 was used. This signal generator is able to produce very accurate waveforms at various frequencies and voltages. The SYS-2722 was controller via a computer it was connected on, where all the output settings could be tweaked. The setup used for testing the MSP430 microcontroller can be seen in Figure 31. Running a single test required changing the SYS-2722 settings to reflect the frequency to test at, as well as the peak-to-peak voltage. Each microcontroller was to be tested at ten different frequencies, ranging from 1 kHz to 100 kHz. The peak-to-peak voltage would remain constant. The voltage level was determined by testing the performance of the AD7980 when interfaced with Analog Devices' System Demonstration Platform (SDP), and determining a peak-to-peak voltage that provided the SNR performance provided on the datasheet of the AD7980. The peak-to-peak voltage used was 20 Vpp.

During testing, it was discovered that the MSP430F5528 had 8 kilobytes (kB) of random access memory (RAM), which was nowhere near the 32 kB needed to hold an array of sixteen thousand sixteen bit conversions. This caused the MSP430 to require additional code to write the conversion to flash memory, which had enough space to hold all the conversions. Unfortunately, this caused additional performance issues, so the group made the decision to determine to performance of a test run at 1 kHz, while writing two thousand two hundred and seventy two conversions in RAM

Once the data was collected from all the tests, the comma separated value (CSV) files were then imported into the LabView program that was developed for reading the data and generating an FFT. The development of the virtual instrument (VI) was a matter of adapting existing Analog Devices' VI's to read in a CSV file, and extract the data to compute the FFT. The VI reads the spreadsheet in as a 2-D array, converting from the hexadecimal values in the spreadsheet to decimal values, which is then indexed into three separate data paths. The first is the throughput that the AD7980 was operating at when the conversions where taken. This is the first entry in the single column of data in the spreadsheet, and is of data type double. The second data path is the resolution of the analog-to-digital converter, which in this case was sixteen. This is the second entry in column of data. The third path consisted of the conversion results, and was a 1-D array of doubles. Once the spreadsheet is selected, the results are displayed on the Front Panel.

Together, these performance specifications should give an accurate representation of how well the microcontroller is able to interface with the AD7980 ADC. After the data was compiled, a report was presented to Analog Devices that highlighted the results and the ease of use of their generic microprocessor driver.

## 4.4 Chapter Summary

Most of the work involved in the Input/Output Buffer Information Specification (IBIS) project was in setting up take taking the measurements to acquire the data for the actual model. In doing this, a LabView program needed to be designed to help take the data sweeps from the Keithley and transfer them to the computer. Once all of the data was acquired, another LabView Program needed to be designed which took all the data from the .csv files and put it into the IBIS format.

Designing the improved low-jitter clocking solution for the AD7626 required that we first research the best way to reduce jitter. After deciding on using a phase-locked loop (PLL) we needed to search for the best part based on three factors: meeting jitter requirements, number of low-voltage differential signaling (LVDS) outputs, and cost. Next, the schematic for the evaluation board was designed in the PADS software. When Analog Devices approved the schematic it was sent to fabrication.

The first thing that needed to be accomplished for the microcontroller project was to select the three microcontrollers that we were going to work with. Analog Devices had said that they would like one of them to be from Texas Instrument's MSP430 line, and the other two were left to the group's discretion, but it was recommended that the other two microcontrollers be selected from the offerings of STMicroelectronics and Freescale. There were two deciding factors when it came to selecting potential families, and then the individual microcontroller. First, the microcontroller needed to be able to utilize the Serial Peripheral Interface (SPI) when communicating with external components. Second, the microcontroller needed to have a high frequency system clock. The code for each microcontroller had the same purpose, although there are variations in the actual code due to differences in how the microcontrollers are accessed. The objectives of the program were to establish the SPI with the AD7980 analog-to-digital converter (ADC), initiate the conversion, and maintain conversions at the maximum rate provided for by the microcontroller. The program had to use the generic microcontroller driver, provided by Analog Devices and a method for exporting the data out of the memory of each microcontroller was needed in order to get the performance specifications. All of the programming was done in the C programming language. In order to test the performance specifications of the ADC when interfaced with each microcontroller, a signal generator was used to provide the positive and negative terminals of the input signal.

## **5** Results

This chapter summarizes the results gathered from the development and testing procedures described in the previous chapter. The chapter was split into the three tasks that comprised the project.

## 5.1 Analog-to-Digital Converter IBIS Model Generation

The development of the Input/ Output Buffer Information Specification (IBIS) model procedure led to the production of several LabView Virtual Interfaces (VI). These VIs were the "CSV IBS" "Sweep Measure and output to excel" and the to programs. The "Sweep Measure and output to excel" VI was programmed to run voltage sweeps on the evaluation board and output the data gathered into an excel file. The "CSV to IBIS" VI took the data gathered from the "Sweep Measure and output to excel" VI as well as the Voltage versus Time (VT) data that was gathered manually and input them into an IBIS file (.ibs) format. The IBIS model procedure was the result of recording how these VIs were used, how the data was gathered, and how the data was edited to be readable to the VIs.

The "Sweep\_Measure\_and\_output\_to\_excel" VI provided a simple interface for setting up and running voltage sweeps as shown in Figure 32. The address of the device being run, in this case the Keithley 2420, was entered under the VISA resource name parameter. When the program was run, the Keithley recorded the performance of the ADC being tested. The data points that the Keithley gathered were separated by uniform intervals. These intervals were controlled by the range of the sweep and by the number of data points being taken. The minimum and maximum ranges of the sweeps were entered under the Minimum Amplitude and Maximum Amplitude parameters. The number of data points taken during the sweep was controlled by changing the Number of Points parameter. The larger the sweep range, the greater the intervals between data points was. The recorded data was then saved. The Path parameter was where the destination of the measurement data was entered. The Current versus Voltage (IV) data was gathered by adjusting these parameters as needed for each sweep.

ile <u>E</u> dit <u>V</u> iew	Project Or	oerate Iools <u>W</u> indow <u>H</u> elp			20
\$ @		13pt Application Font	·····································	2	A.
VISA resource	e name	Measurment Device	Measurment Destination		
Serial Configu	ration	Source Mode (0: Voltage)	Path		1
Baud Rate		Voltage 0	8	0	
9600	9600	Compliance Level (0.1)	A CONTRACTOR OF THE OWNER		
Flow Control	News 1	() 0.1			
None	0				
Parity		Minimum Amplitude (1)	Minimum Voltage Level		
None	0	31			
Data Bits		Maximum Amplitude (2)		-	
- 8	8	2	Marine Valtana Las	-1	
Stop Bits	-	Number of Points (5)	Maximum Voltage Leve	ei	
1.0	10	4 5	Number of Samples		1
			ramoer or oumpres		L
		Timeout (10000 ms)			ł
		10000			
1	(			>	10

Figure 32: The user interface for the Sweep\_Measure\_and\_output\_to\_excel VI. This interface allows the user to control all of the parameters necessary to gather the IV data for the IBIS model.

The "CSV to IBS" VI took the measurements that had been saved as Comma Delimited (.csv) files, converted them to text files, and appended them together one after the other. As can be seen from Figure 33 through Figure 35, the "CSV to IBS" VI is much more complicated than the "Sweep\_Measure\_and\_output\_to\_excel" VI. Each header and file had to be entered into the VI manually. The organization and complexity of this VI is due to the fact that this program works by appending one object onto another, whether that object is a header string or an array of

data points. If the data were to be entered into the incorrect location, it would be added to the .ibs file in the wrong order. This would lead to syntax issues in the IBIS model, causing it to fail. In order for this VI to be able to convert the data file to a text file, all of the measurements needed to be saved in a (.csv) format. To ensure that the data was saved in the proper format, the step-by-step procedure goes into great detail as to how to save the recorded data. Once the data had been transferred to the text file, the text file could be changed to an IBIS file by saving it as .ibs instead of .txt.




Figure 33: The first part of the CSV to IBS VI. This part contains the different headers needed at the beginning of the IBIS model. It also contains the file paths for the different measurements taken for the input being modeled.

	e Iools Window Help Application Font	G- 12- 0-			• Search Q 2	
odel sdo_1.6V		construction of the second			×	
[Model] sdo_1.8v Model_type 3-state Vref= Rref= Cref= Vinteas= C_comp = 4.5pF (voltage Range] 1.8v (GND Clamp Reference] 1.8v (GND Clamp Reference] 1.8v (Pullap Reference] 1.0v (Pullap Reference] 1.8v (Pullap Reference] 1.8v (Pullap Reference] 2.8v (Temperature Range) 25	1.8V SDO GND Clamp Heading [GND Clamp] 1.8V SDO GND Clamp DATA C(Documents	1.8V SDO POWER Clamp Heading [Power Clamp] 1.8V SDO POWER Clamp DATA CODOcuments	[Pulup] 1.8V Pull Up DATA	1.8V Pull Down Heading [Puldown] 1.8V Pull Down DATA 3.C-3Documents 200	1.8V SDO RAMP	
	Contraction of the second second	a concernence and and			[Ramp] dV/dt_r 360mV/820ps	
	1.8V Rising Heading (DATA) [Rising Waveform] R_fluture = 50 V fluture = 0	1.8V Faling Heading (DATA) [Faling Waveform] R_fixture = 50 V Fixture = 0	1.8V Rising Heading (VDO) [Rising Waveform] R_fixture = 50 V finture = 1.8	1.8V Faling Heading (VDD) [Faling Waveform] R_floture = 50 V_floture = 1.8	dV)dt_f 460mV/1.22ns R_joad = 50 I	
	1.8V Rising (DATA) DATA	1.6V Falling (DATA) DATA	1.8V Rising (VDD) DATA	1.8V Falling (VDD) DATA		
	C:\Documents	C:\Documents	Cripocuments	C:\Documents	0.1.111.1111	
	Output Model Hea	der for 1.8V and 2.5V			Output Model Measure Files for 1.8V and 2.5V	
fodel sdo_2.5V [Model] sdo_2.5v	2.5V SDO GND Clamp Heading	2.5V SDO POWER Clamp Heading	2.5V Pull Up Heading	2.5V Pull Down Heading		
Model type state Wodel type state Wef= Rref= Cref= Weas= C_comp = 4.5pF C_comp = 4.5pF (Vokage Range] 2.5v [Power Clanp Reference] 0.00v [Publickine Reference] 0.00v [Publickine Reference] 0.00v [Temperature Range] 25	[GND Clamp] 2.5V SDO GND Clamp DATA	[Power Clamp] 2.5V SDO POWER Clamp DATA	(Pulup) 2.SV Pull Up DATA	[Puldovin] 2.5V Pull Down DATA	2.5V SDO RAMP	
	% C:\Documents	1 C:\Documents	C:\Documents	1 C:\Documents	[Ramp] dV/dt_r_920mV/740ps	
	2.5V Rising Heading (DATA)	2.5V Faling Heading (DATA)	2.5V Rising Heading (VDD)	2.5V Falling Heading (VDD)	dv/dt_f 920mV/1.24ns R. koad = 50	
	[Rising Waveform] R_fluture = 50 V fluture = 0	[Faling Waveform] R_foture = 50 V_foture = 0	[Rising Waveform] R_fluture = 50 V_fluture = 1,8	[Faling Waveform] R_floture = 50 V. floture = 1.8	1 1	
	2.5V Rising (DATA) DATA	2.5V Falling (DATA) DATA	2.5V Rising (VDD) DATA	2.5V Faling (VDD) DATA		
	S C:IDocuments	C:\Documents	C:Documents	\$C:Documents		

Figure 34: The second part of the CSV to IBS VI. This section contains the various headers and file paths needed to enter the data gathered at the output at 1.8V and 2.5V into the IBIS file.




Figure 35: The third part of the CSV to IBS VI. This section contains the various headers and file paths needed to enter the data gathered at the output at 3.3V and 5V into the IBIS file.

The procedure to generate the IBIS model was a compilation of all of the steps that were taken to gather, format, and enter the data into an IBIS model. As seen in Appendix E, the procedure was split into six sections: Gathering the VT Data, Gathering the power and Ground Clamp Data, Gathering the Pull Up and Pull Down Data, Obtaining the Die Capacitance, Formatting the Data, and Entering the Data into IBIS. The Gathering the VT Data, Gathering the power and Ground Clamp Data, and Gathering the Pull Up and Pull Down Data sections describe how to gather the IV and VT data needed to create the IBIS model. These sections contain detailed, step-by-step instructions on how to set up the necessary equipment and run the tests. The Die Capacitance section describes how to obtain the die capacitance of the inputs and output of the device. This task was its own section because the device had to be removed from the evaluation board to obtain the die capacitance. Making this section the last section that gathered performance data ensured that errors with the measurements due to damage to the evaluation board from removing the device did not occur. The Formatting the Data section ensured that the measured data was in a format that the "CSV to IBS" VI could read so that the Entering the Data into the IBIS section could be completed.

#### 5.2 Developing the AD7626 Evaluation Board Results

The evaluation board that we designed was completed at such a time during our project that we would not receive the fabricated board because of the layover between submission and layout and fabrication. During this time between design submission and receiving the board, we would have worked on the code that governs the off board field-programmable gate array (FPGA). Since we were not going to receive the board during our time in Ireland, the decision was made to focus our attention on the two remaining projects. Consequently, instead of having the code that governs the FPGA, test results of the board, and schematics of the circuitry, the only result we have for the AD7626 project is the schematic that was submitted and approved for layout and fabrication. The process for submitting a schematic for layout and fabrication involved several meetings with applications engineers, but it did not involve simulation. However, in these meetings, we went through our schematic diligently. Since the majority of the schematics we submitted were based on previous designs, most of the focus was aimed at how the previous circuitry was modified to fit the differences in the specifications between the AD7626 and the AD7960. When we reviewed the page that we had created, we were required to explain why every connection was made based upon product datasheets and evaluation literature from the Analog Devices website.

Figure 36 shows the sheet of the PADS schematic that holds the new clocking solution that we designed. The three devices on the figure above are the AD9513, the oscillator, and a signal translator which ensures that the data coming from the FPGA across the interface is stable when it enters the AD9513. The rest of the schematic, most of which was leveraged from previous designs, can be found in Appendix D.




Figure 36: Clocking Solution PADS sheet of the schematic for the AD7626 evaluation board. This schematic page is the one page that took the majority of the work designing, as it was the only page that was an original design, and not leveraged from previous evaluation board schematics.

# 5.3 Performance Implications of Interfacing the AD7980 to Microcontrollers

The performance results from the tests are categorized by the throughput of the AD7980 analog-to-digital converter (ADC), as well as the signal-to-noise ratio (SNR) of the sixteen thousand conversions, per frequency test. The throughput is a measure of how many conversions the AD7980 is able to make per second. The SNR of a set of conversions represents the ratio between the signal and the background noise.

In the methods, it was discussed that the MSP430F5528 would have two sets of performance data; one that records only two thousand two hundred and seventy two conversions, but stores them in RAM for better access time, and one that records the full sixteen thousand conversions, storing them in flash memory.




Figure 37: Picture of a single conversion on the AD7980 analog-to-digital converter, when interfaced with the MSP430F5528 and writing to flash memory. In comparison to Figure 39, there is a significant delay between a finished conversion and the start of the next conversion.

When writing the conversion data to flash memory, the time between conversion starts is approximately 75 microseconds, as seen in Figure 37. Since this is equivalent to the time that it takes to complete a single conversion, the inversion of this time will result in the samples per second of the AD7980. This results in 13,333 samples per second (SPS).




Figure 38: SNR results for the MSP430 interfaced with the AD7980, writing the results to memory.

The SNR results for the ten frequency tests show a maximum SNR of about 16 decibels (dB), which occurs at 1 kHz. The minimum SNR occurs at 90 kHz, coming in a little below 4 dB. Due to the SNRs becoming varied at higher frequencies, a trend line has been fitted to the graph of the SNR results. This is likely due to the inaccuracy of a lower throughput at the higher frequencies, but the trend line shows a linear relationship between frequency and the SNR.

Figure 39 shows a single conversion when the AD7980 is interfaced with the MSP430F5528, when the data is being saved in RAM. As can be seen in Figure 39 the time in between the start of two conversions is approximately 6.3 microseconds.




Figure 39: Picture of a single conversion on the AD7980 analog-to-digital converter, when interfaced with the MSP430F5528 and writing to RAM. The first burst of SPI clock is to initiate the conversion (seen as a low on the SDI/CS line), and the second and third bursts are responsible for transferring the conversion data, eight bits at a time.

This provides us with a throughput of about 158,000 SPS when interfacing with the MSP430 microcontroller and writing the conversions to RAM. The SNR performance of the AD7980 when writing to RAM at 1 kHz was 24.9381 dB.

A single conversion on the STM32F207ZG took approximately 2.5 microseconds, as can be seen in Figure 40. When the AD7980 is interfaced with the STM32 microcontroller a throughput of about 400,000 SPS is the result. The AD7980 operates at this throughput when the SPI clock is 30 MHz, which is the maximum SPI clock the STM32 can provide. In addition, the SPI is operating in sixteen bit transfer mode.




Figure 40: An oscilloscope capture of two full conversions of the STM32F207ZG. Note that the STM32 is able to perform full 16-bit transfers. A single transfer takes approximately 2.5 microseconds.

The performance data was only a part of the final objective of the project. Analog Devices also needed an evaluation of the ease of use of the generic driver that they supply for programming microcontrollers to interface with the AD7980. Generally, the driver was simple to use, and worked well for all the microcontrollers during programming. In fact, using the driver definitely was a more efficient and appealing alternative to setting up a function to run a conversion on the AD7980 from scratch. However, there were a couple of changes that could be made to improve both performance and usability of the driver. First, the generic driver, when downloaded and opened, passes FFFEh to *SPI\_Write* within the *AD7980\_conversion* function. This is equal to the binary number 1111 1111 1110. This transfer is to start a conversion on the AD7980. A conversion will start when the AD7980 encounters a rising edge on the SDI, which is provided for by sending the single zero. However, the AD7980 operates in most significant bit (MSB) first mode, which means FFFEh would transmit a zero last. The behavior of the SPI master out/slave in (MOSI) line is to hold the value of the last bit transferred, which in this case, would be the voltage value of zero. This means that a rising edge would not be encountered on the SDI input of the AD7980 until the next transfer of a value of one. This is unnecessary. Instead, an initial transfer of 7FFFh, which would transfer a zero first, and provide a rising edge to the AD7980 SDI as soon as possible on the conversion start.

The second issue that was encountered with the generic driver was a slightly wasteful use of variables within *AD7980\_Conversion*. Namely, the function runs *SPI\_Read* sending it a pointer to a local variable within *AD7980\_Conversion*. But the function then returns that variable, forcing the user to save it to another variable in memory. This is wasteful, and can be solved by either using a global variable within *AD7980\_Conversion*, or by passing a pointer to a local variable in *main*. Passing a local variable would be the more elegant solution from a programming standpoint, but both options are acceptable options in that memory space is not being wasted. This will also reduce the amount of time in between conversions, because there will only be a single write to memory, as opposed to two writes.

Lastly, the generic driver fails to reinforce or imply that there needs to be 710 nanoseconds in between the conversion start and the read period. In the generic driver, the code

80

flow calls *SPI\_Write*, and then immediately pulls the chip select (CS) low to initiate the read from the AD7980. Even when interfacing with the MSP430, which had a maximum clock of 25 MHz and was the slowest operating of the microcontroller we tested, there was a need for a delay in between calling *SPI\_Write* and pulling the CS low. Obviously, delay functions vary from microcontroller to microcontroller, as well as compiler to compiler, but a comment here highlighting the need to respect the timing needs of the AD7980 would go a low way in helping the user successfully interface to the AD7980.

## 5.4 Chapter Summary

The result of the Input/Output Buffer Information Specification (IBIS) project was a completed IBIS file containing all the measurements taken with the AD7091R, in addition to information taken from the datasheet of the part. This IBIS file represents a complete IBIS model for the AD7091R in typical conditions (room temperature). A report was also prepared for analog devices that detailed the exact ste4ps taken to make the IBIS model, so that Analog Devices could recreate IBIS models for other devices in the future. The AD7626 schematic submitted to manufacturing represents the final result of the project associated with the ADC. The re3sults of the microcontroller project showed performance of the interface was not meeting maximum performance, with the STM32 reaching a maximum of 400,000 SPS, and the MSP430 reaching a maximum of only 158,000 SPS. In addition the SNR seen when the AD7980 is interfaced with the MSP430 was much lower than expected, to the point where the signal is not nearly accurate for applications.

# 6 Discussion

#### 6.1 Analog-to-Digital Converter IBIS Model Generation

The main goals of the Input/ Output Buffer Information Specification (IBIS) model project were to show that it was possible for Analog Devices to produce an IBIS model in-house and to create a procedure of how to do so. Being able to produce the IBIS model in-house meant that new equipment could not be ordered, we could only use equipment that Analog Devices already had. Using the equipment available we gathered data on the Voltage versus Time (VT) and Current versus Voltage (IV) characteristics of an analog-to-digital converter (ADC) provided by Analog Devices, the AD7091R. The steps taken to gather these parameters were used to create the step-by-step procedure of how to create an IBIS model.

As stated previously, one of the main goals of the IBIS model project was to show that it was possible for Analog Devices to create an IBIS model. This meant that a full IBIS model was not the end goal of this project: just enough of one to show that it was possible for Analog Devices to produce one. The data present in the IBIS model created in this project only has data recorded for the performance of the AD7091R at the typical temperature values. This IBIS model lacks minimum and maximum data. However, with only the addition of a device that can simulate the minimum and maximum conditions under which the ADC was designed to operate, the process for gathering and formatting the necessary data for the IBIS model will remain the same.

## 6.2 Developing an AD7626 SDP-H Evaluation Board

The original plan for developing the AD7626 was to design the board in software, have design sent to fabrication, and test the board to ensure proper functionality. This meant that there

was going to be a lull between when the schematic was submitted and when we would have the actually board to test with. We were originally told that the time of the layout and fabrication process varies depending on a couple different factors, one of the being how many projects are in queue before ours. Basically we were told that at best the board would be done within two weeks, but it could take three. This meant that we had six weeks to create a satisfactory schematic, thereby giving us one week to test the board. Unfortunately, we were not able to get a schematic into layout until a point in which the board would not be finished until we were back in the Unites States. After talking to our supervisors at Analog Devices it was decided that, instead of coding the FPGA after the board was submitted (which was what we would have been doing during the layout and fabrication process), we were to use this freedom to focus harder on the other two projects.

# 6.3 Interfacing the AD7980 to Microcontrollers and the Generic Driver

The results of interfacing the MSP430F5528 with the AD7980 analog-to-digital converter (ADC) show a throughput that is a fraction of the maximum throughput that can be achieved with the AD7980, as well abysmal signal-to-noise ratio (SNR) performance when compared with the performance listed in the datasheet. The lower throughput can be attributed to a slow SPI clock, as well as delays caused by the program. SNR performance issues are due to lower throughput, as well as other unknown factors encountered when testing the device. No SNR data was able to be obtained for the STM32F207ZG, due to time constraints and faulty hardware, but the throughput data showed that the STM32 was a much more capable microcontroller than the

MSP430. Maximum throughput was still not reached, due to limitations on the SPI clock, but the throughput of the STM32 was over twice as high as the MSP430.

The lower throughput seen on the MSP430F5528 when interfacing with the AD7980 was to be expected. The MSP430 was unable to provide a clock matching the 55 MHz that would be necessary to run the AD7980 at maximum throughput, 1 million samples per second (MSPS). The maximum clock the MSP430 was able to provide for the SPI clock was 25 MHz, which will provide less than half the throughput. Still, the maximum throughput seen with the MSP430 was 158,000 SPS, which is significantly less than half the maximum throughput. Other losses can be found in the SPI functionality on the MSP430. With the MSP430, there is no option to transfer sixteen bits of data in a single transfer. Instead, the data had to be transferred in two eight bit transfers. This introduced a delay, which can be seen in Figure 39, which is roughly half a microsecond. Finally, the largest delay was caused in writing the data. When the data is being written to random access memory (RAM), there is about a three microsecond delay while the data is being written to a variable, and then written to the array that is holding the values in RAM.

This is one area in which the generic driver could be improved. There is a code delay imposed on the conversion speed because the generic driver has the data being written to a variable before that variable is returned through the function *AD7980\_Conversion*, where the data has to be written to another variable in memory. It would be better to either write to a global variable, or pass a pointer in to the function. When the MSP430 writes the data to flash, the delay imposed is significantly larger, about seventy microseconds. This is a testament to the amount of code and resources that the MSP430 needs to dedicate to writing to flash, as opposed to keeping the data in RAM. This delay could be optimized very little, and thus was a limitation directly on

the performance results of the AD7980, as it does not have enough RAM to hold the 32 kB of data. In addition, these code-imposed delays were magnified by the slow system clock of the MSP430, running at only 25 MHz. With a faster system clock, the code would execute faster, and thus the delays would be less noticeable. The throughput of the AD7980 was much lower than the maximum throughput of 1 MSPS, instead running at a maximum of 158,000 SPS, and was unable to operate faster due in majority to limitation imposed by the microcontroller.




Figure 41: The waveform produced by a 1 kHz test with the MSP430, writing to RAM. This was the highest SNR result of the MSP430 tests, falling just sort of 25 dB. The glitches in the waveform can clearly be seen throughout the waveform.

The extremely low SNRs seen throughout all the tests on the MSP430 were very surprising. The SNR was expected to be lower than the 91 dB listed on the data sheet, but we definitely did not expect a 75 dB difference. We had expected to see about a 10 dB drop, as the throughput had dropped by about a factor of ten. It was soon realized that this was due to the MSP430 having to write to flash memory after every conversion. The throughput of the AD7980

was 13,333 SPS instead of the expected 158,000 SPS. When the data was saved in RAM instead, the SNR improved to almost 25 dB, but there was not an improvement to the point that we were comfortable that this was the correct data. The waveform that was resultant of the 1 kHz test can be seen in Figure 41. Although this waveform was significantly improved from previous tests, it was apparent that there were glitches throughout the waveform, and that this was the source of the low SNR. However, time limitations really prevented us from further troubleshooting. We did come up with a hypothesis for the glitches in the waveform. The procedure of getting the data off the microcontroller revolved around operating the microcontroller in debug mode. It was hypothesized that operating in debug mode was causing errors in the data, as the MSP430 would have to devote some amount of resources towards sending the debugger data.

Although this was never further explored, some data manipulation was done on the 1 kHz data to see if a best case could be found. The data manipulation procedure was to search through the spreadsheet of data and find all the glitches in the data. When a glitch was found, it was replaced with the average of the data point before it, and the data point after it. In this way, the glitches were systematically removed from the data, replaced by an approximation of the "correct" data point. When the glitches were removed from the data, the SNR improved to 54 dB, which was a drastic improvement, but again, still was significantly off of what was expected. Figure 42 shows the waveform sans glitches. The AD7980 is known to be working correctly, so it is likely that the glitches seen in the data are resultant from either a bug in the program for the MSP430, or the transferring method for the data. However, time restraints required that further exploration into the issue be suspended.




Figure 42: The waveform that resulted from removing the glitches previously found in the 1 kHz MSP430, writing to RAM. This waveform produced an SNR of about 54 dB.

The throughput on the AD7980 when interfacing with the STM32 was less than half the maximum throughput at 400,000 SPS. This is due to the SPI clock limitation imposed by the microcontroller architecture. The STM32F207ZG was selected because of its relatively high maximum system clock, 120 MHz. The hope was that this system clock, which was well over the theoretical clock needed to operate the AD7980 at maximum throughput. However, it was later discovered that the clock controlling SPI1 (peripheral clock 1 or PCLK1), which was the only SPI available for use on the evaluation board selected, is limited to 30 MHz. If the system clock is 120 MHz, the PCLK1 is divided by four to get 30 MHz. Unlike the MSP430, the STM32 running at system clock of 120 MHz, code inefficiencies are much less of a problem than on the MSP430. This is because the much faster system clock is able to execute code much quicker. The combination of the sixteen bit transfers and the faster system clock allow a throughput over

twice as fast as the MSP430, while only having a SPI clock speed increase of 20%. This indicates that the STM32 is much more capable microcontroller when interfacing with the AD7980 compared to the MSP430. However, due to the limitation on the SPI, it still is unable to run the AD7980 at the desired speeds. Unfortunately, due to time restrictions and equipment malfunctioning, SNR data could not be collected for the STM32F207ZG when i9nterfaced with the AD7980. The STM32 was programmed with only two weeks left in the project. Testing began with one week left, but could not be completed because three AD7980 boards broke during testing. In addition,

Collecting data on the performance implications of interfacing the MSP430 to the AD7980 was successful when taking throughput measurements, but unsuccessful for testing the SNR. The throughput was calculated using an oscilloscope to measure the time in between conversion starts. The maximum throughput that could be achieved with the MSP430 was found to be 150,000 SPS. This is low in comparison to the maximum possible throughput with the AD7980, mostly due to limitations imposed by the microcontroller, namely the 25 MHz system clock and eight bit maximum transfer size across SPI. However, the SNR data that was collected did not accurately reflect the AD7980's capabilities, even when being run at a lower throughput. In fact, even though the actual throughput was less than one tenth of the maximum throughput, the SNR showed the data being more than one million times more inaccurate. Even when the glitches were removed from the data, the SNR was still ten thousand times less accurate. However, it should not be ignored that replacing the glitches provided a 29 dB jump in the SNR, more than doubling the previous SNR. It is because of this that there is still potential when interfacing the MSP430 with the AD7980. We hypothesized that the reason for the glitches that caused the low SNR were due to using the debugger as a method of reading out the memory contents on a PC. The idea is if the microcontroller is devoting resources to the debugger, then it is possible that the diverted resources are causing a "glitch" to be written to memory. If we had more time, we would have explored other data transfer options.

The Input/Output Buffer Information Specification (IBIS) model project was able to create an IBIS model for the AD7091R ADC that was representative of the performance of the AD7091R at typical conditions. A normal IBIS model would also need minimum and maximum conditions, but this was beyond the proposed plan defined by Analog Devices. The AD7626 project, after some delays in the project, was deemed complete after the schematic designed was sent to fabrication. This was due to the fabrications time exceeding the amount of time left in the project. Finally, the microcontroller project was able to draw conclusions that the maximum throughput would be difficult to achieve, even with high end microprocessors. If a microprocessor that met all the specifications set out initially, and could provide a non-limited SPI clock, it is possible that maximum throughput could be achieved. However, even with maximum throughput, the signal-to-noise ratio seen when using SPI to interface between the microcontrollers and the AD7980 was extremely low, and would be unacceptable for most applications, as the signal is not being replicated correctly.

# 7 Conclusions and Future Work

The primary object of the Input/ Output Buffer Information Specification (IBIS) model project was to develop a step-by-step procedure of how to generate an IBIS model. To that end, we were given an Analog to Digital Converter (ADC) to model, the AD7091R. The step-by-step procedure was created by documenting how we developed the model for the AD7091R. The IBIS model produced served as a proof-of-concept, showing that the procedure that we developed was valid and that it is possible for Analog Devices to produce an IBIS model inhouse.

The purpose of the Input/ Output Buffer Information Specification (IBIS) model was to show that Analog Devices had the capability to produce an IBIS model. As such, the IBIS model created in this project only had to contain enough data to show that it was possible to gather all of the data necessary and was not a full IBIS model. Future work should endeavor to create a procedure for producing a full IBIS model. This would entail determining what equipment and procedures would be needed to find the Voltage versus Time (VT) and Current versus Voltage (IV) characteristics of the device under its maximum and minimum performance specifications.

A simple change to the data collection process for the VT data that should be considered during further work on this project would be to change the parameters for measuring the rising and falling waveforms. This would entail increasing the number of data points that the oscilloscope takes and focusing the recorded data to only the transition from high to low and from low to high. Increasing the data points can be accomplished by changing the scale of the horizontal axis of the oscilloscope. Focusing the recorded data to only the transitions can be accomplished by setting the gating for saving the data the between cursors. You would then have to potion the cursors before and after each transition. We would have implanted these conditions if not for the fact that by the time we realized that we could use them there was no longer time to do so.

Additional future work that should be considered is improvements to the "Sweep\_Measure\_and\_output\_to\_excel" Virtual Interface (VI). At present the sweep takes a number of data points over set intervals. It is suggested that this program be altered to take data points at areas of greatest change. This would ensure that a large number of data points are not wasted over a region where nothing of interest is happening, leaving fewer data points for the regions that need them. Another advancement that should be considered is using the LabView program to control the power supply. With the power supply being controlled by the LabView program, code could be written so that the voltage level at V<sub>DRIVE</sub> and the sweep ranges are changed between sweeps. This means that all four sweeps needed for each configuration of the evaluation board could be taken all at once instead of needing to run the sweep four times and adjusting the voltage parameters between each sweep.

If the group had more time in Limerick, the net step to take would be to program the field-programmable gate array (FPGA). This would be a simple enough task because we could again leverage the code from the AD7960 board, changing it to work with the new AD9513 clocking solution. The process for testing the evaluation board involves using the Audio Precision SYS-2722, which was also used for testing in the AD7980 microcontroller project. As stated above, the reason we use this signal generator is because it is able to produce very accurate waveforms at various frequencies and voltages. To test with the SYS-2722, it would be controlled via a LabView program on a computer in which the input tones could be edited very particularly. The data sheet for the AD7626 boasts a signal-to-noise-ratio (SNR) of 91B. The first test that we would perform would be to verify that we receive this SNR performance for all

when the CNV signal comes from the new clocking solution centered on the AD9513. We would then see what kind of SNR performance we would see when the CNV signal is provided from the off board FPGA. We know that the FPGA will not be able to achieve the desired SNR performance that the new clocking solution will be able to at the highest speeds that the AD7626 can achieve, but we are interested in the exact speed at which the SNR performance begins to drop off when we use the FPGA to provide the CNV signal. We imagine that once Analog Devices see successful results from these tests, the product will be prepared for marketing and eventually released to the public.

The performance data collected from the two microcontrollers when interfaced with the AD7980 shows that even high performance microcontrollers have difficulty running the AD7980 analog-to-digital converter at full performance. The MSP430F5528 did not have a clock that was capable of running over 25 MHz, when at least 55 MHz was needed to achieve full performance. In addition, the MSP430 could not transfer sixteen bits at a time, instead having to do two eight bit transfers. These factors, combined with code inefficiencies, meant that the MSP430 was only capable of running the AD7980 at 158,000 samples per second (SPS), when the maximum performance would be 1 million SPS. In addition, glitches in the conversion data gathered by the MSP430 led to very low SNR performance, about 25 dB. Removing these glitches led to a vast increase in the SNR, bringing it up to 54 dB, and led us to believe that given more time SNR performance could be brought closer to the target of 91 dB. The MSP430F5528 will never be able to reach full performance because of its clock frequency and transfer limitations.

The STM32F207ZG had its own limitations as well. It has a system clock able to operate up to 120 MHz, but the clock that controlled the only SPI that was available, SPI1, was limited to 30 MHz. This was disappointing to find out while programming the STM32 microcontroller, as it automatically ruled out the possibility of running the AD7980 from the STM32. The STM3207ZG was able to run the AD7980 at a throughput of 400,000 SPS.

A third microcontroller had been selected from the start, the Freescale Kinetis K60. Programming and testing it was tabled when time was running out on the project, and it was clear that we would not get to a third microcontroller. The K60 is an ARM based microcontroller, and as such, is very similar to the STM32F207ZG. It has a 120 MHz system clock, but again, the SPI clock is limited to 30 MHz. In addition, given more time, the MSP430 could be revisited, and a data transmission could be implemented so that the program could be run outside the IAR debugger. We would likely use a UART to USB interface, using HyperTerminal in LabView to retrieve the data from the virtual communications port. This would be in an effort to remove the glitches in the data, as we hypothesized that the debugger was causing these issues. With the glitches removed, hopefully we would see an SNR representative of the throughput achieved with the MSP430.

# References

- Mercedes Casamayor. (2004) A First Approach to IBIS Models: What They Are and How They Are Generated. Online. [Online]. <u>http://www.analog.com/static/imported-files/application\_notes/59359416714120559501529785432450718322963858076014419683496534930565361 26553742AN715\_0.pdf</u>
- 2] Geoff Colvin. (2010, August) The staggering pace of technology. [Online]. http:money.cnn.com/2010/08/30/technology/transistors\_technology.fortune/index.htm
- 3] James Wang. (2012, March) Introducing The GeForce GTX 680 GPU. [Online]. http://www.geforce.com/whats-new/articles/introducing-the-geforce-gtx-680-gpu/
- 4] Dave James. (2011, September) Intel predicts 1,200 quintillion transistors in the world by 2015. [Online]. <u>http://www.techradar.com/news/computing-components/processors/intel-predicts-1200-quintillion-transistors-in-the-world-by-2015-1025851</u>
- 5] Nation Master. [Online]. http://www.nationmaster.com/graph/peo\_pop\_in\_201-people-population-in-2015
- 6] Michael Kanellos. (2003, February) Moore's Law to roll on for another decade. [Online]. http://news.cnet.com/2100-1001-984051.html
- 7] Analog Devices. It's an Analog World. [Online]. http://www.analog.com/en/content/cu\_rr\_its\_an\_analog\_world/fca.html
- 8] Susan A. Kitchens. (2006, April) First things first: Analog and Digital. [Online]. http://familyoralhistory.us/articles/view/first things first analog and digital/
- 9] Paul Wotel. Analog. Digital. What's the Difference?. [Online]. http://telecom.hellodirect.com/docs/Tutorials/AnalogVsDigital.1.051501.asp
- 10] PC.net. (2005, January) What is the difference between analog and digital technology?. [Online]. http://pc.net/helpcenter/answers/difference between analog and digital
- 11] Analog Devices. (2009, June) "AD7980". [Online]. <u>http://www.analog.com/static/imported-files/data\_sheets/AD7980.pdf</u>
- 12] iamechatronics. Digitization of Analog Quantities. [Online]. <u>http://iamechatronics.com/notes/general-engineering/279-digitization-of-analog-quantities</u>
- 13] James J. Colotti. (1990, November) Dynamic Evaluation of High Speed, High Resolution D/A Converters. [Online]. <u>http://www.ieee.li/pdf/essay/dynamic\_evaluation\_dac.pdf</u>
- 14] J.W. Bruce, "Nyquist-rate digital-to-analog converter architectures," *Potentials, IEEE*, vol. 20, no. 3, pp. 24-28, Aug/Sept 2001.
- 15] Jayantha Katupitiya and Kim Bentley, "Analog-to-Digital Conversion," in *Interfacing with C++*.: Springer Berlin Heidelberg, 2006, pp. 331-362.
- 16] Le Bin, T.W. Rondeau, J.H. Reed, and C.W. Bostian, "Analog-to-digital converters," Signal Processing

Magazine, IEEE, vol. 22, no. 6, pp. 69-77, November 2005.

- 17] Stephen Peters. (2005, September) IBIS Modeling Cookbook For IBIS Version 4.0. Online. [Online]. www.eda.org/ibis/cookbook/cookbook-v4.pdf
- [18] John H. Davies, "Serial Peripheral Interface," in *MSP430 Microcontroller Basics*.: Newnes, 2008, ch. 10.2, pp. 497-504.
- 19] Chris Walsh and Saeid Nooshabadi, ""Everyday microcontrollers."," *Electronics News*, p. 14, September 2008.
- 20] Texas Instruments. (2012) "MSP430 Ultra-Low-Power Microcontrollers. [Online]. http://www.ti.com/lit/sg/slab034v/slab034v.pdf
- 21] STMicroelectronics. (2012) "ovprod\_l2\_stm32\_map.jpg". in STM32 32-bit ARM Cortex MCUs Overview. [Online]. <u>http://www.st.com/internet/mcu/class/1734.jsp</u>
- 22] Analog Devices. (2012, Aug.) 1 MSPS, Ultralow Power, 12-Bit ADC in 10-Lead LFCSP and MSOP. Online. [Online]. <u>http://www.analog.com/en/analog-to-digital-converters/ad-converters/ad7091r/products/product.html</u>
- 23] National Instruments Corporation. (2012) National Instruments VISA. Online. [Online]. http://www.ni.com/visa/
- 24] Analog Devices. (2012, May) Evaluation Board User Guide: UG-340. [Online]. http://www.analog.com/static/imported-files/user\_guides/UG-340.pdf
- 25] Analog Devices. (2012, March) "PMOD\_AD4\_SIGNALS.png". in AD7980 MICROCONTORLLER NO-OS DRIVER. [Online]. <u>http://wiki.analog.com/resources/tools-software/uc-drivers/renesas/ad7980</u>
- 26] Freescale. (2012) "KINETIS\_PORTFOLIO.jpg". in Kinetis K Series Portfolio. [Online]. http://www.freescale.com/webapp/sps/site/overview.jsp?code=KINETIS\_K\_SERIES
- [Online]. <u>mm.ecc.ubc.ca/mediawiki/images/2/26/K2400Manual.pdf</u>
- 28] Alex Doboli and Edward H. Currie, "ΔΣ Analog-to-Digital Converters," in Introduction to Mixed-Signal, Embedded Design. New York: Springer, 2011, pp. 373 - 411.
- 29] Gabriel Torres. (2006, April) How Analog-to-Digital Converter (ADC) Works. [Online]. <u>http://www.hardwaresecrets.com/article/How-Analog-to-Digital-Converter-ADC-Works/317/2</u>
- 30] Dietrich Schlichthärle, "Oversampling and Noise Shaping," in *Digital Filters*.: Springer Berlin Heidelberg, 2011, pp. 469-491.
- 31] W. G. Simon. (2011) File: Transistor Count and Moore's Law 2011.svg.
- 32] Illinois.edu. Introduction to Digital Audio. [Online].
- 33] Bruno A. Olshausen. (2000) Aliasing. [Online].

# Appendix A – LabView Code

# **IBIS Code**




Figure 43: The LabView code for the Keithley Sweep\_Measure\_and\_output\_to\_excel Virtual Interface (VI). The settings entered into the VI are used by this program to have the Keithley run the desired voltage sweep.




Figure 44: The first part of the LabView code for the CSV to IBS VI. This code created the header of the IBIS model that summarizes the basic information of the device being modeled.




Figure 45: The second part of the LabView code for the CSV to IBS VI. This code took the data stored in a .csv file, transferred it to the .ibs file and appending it to the data already in the .ibs file. It also identifies the new data. This code must be repeated for each sweep being input into the IBIS Model.

# Appendix B – Microprocessor Project Code

# **Generic ADC Driver**

## AD7980.h

@file AD7980.h \* @brief Header file of AD7980 Driver. @author Bancisor Mihai \*\*\*\*\* \* Copyright 2012(c) Analog Devices, Inc. \* \* All rights reserved. \* Redistribution and use in source and binary forms, with or without \* modification, are permitted provided that the following conditions are met: - Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. \* - Redistributions in binary form must reproduce the above copyright \* notice, this list of conditions and the following disclaimer in \* the documentation and/or other materials provided with the \* distribution. \* - Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived \* from this software without specific prior written permission. \* - The use of this software may or may not infringe the patent rights \* of one or more patent holders. This license does not release you from the requirement that you obtain separate licenses from these \* patent holders to use this software. \* - Use of the software either in source or binary form, must be run \* on or directly connected to an Analog Devices Inc. component. \* THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR \* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, \* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. \* IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, \* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT \* LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR \* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER \* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, \* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE \* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. SVN Revision: 437 #ifndef \_\_AD7980\_H\_ #define AD7980 H /\* Functions Prototypes \*/ /\* Initializes the communication peripheral. \*/

unsigned char AD7980\_Init(void);

/\* Initiates conversion and reads data. \*/
unsigned short AD7980\_Conversion(void);

#endif // \_AD7980\_H\_

#### AD7980.c

\* @file AD7980.c @brief Implementation of 7980 Driver. \* @author Bancisor Mihai \* Copyright 2012(c) Analog Devices, Inc. \* All rights reserved. \* Redistribution and use in source and binary forms, with or without \* modification, are permitted provided that the following conditions are met: - Redistributions of source code must retain the above copyright \* notice, this list of conditions and the following disclaimer. \* - Redistributions in binary form must reproduce the above copyright \* notice, this list of conditions and the following disclaimer in \* the documentation and/or other materials provided with the distribution. - Neither the name of Analog Devices, Inc. nor the names of its \* contributors may be used to endorse or promote products derived \* from this software without specific prior written permission. \* - The use of this software may or may not infringe the patent rights of one or more patent holders. This license does not release you from the requirement that you obtain separate licenses from these \* patent holders to use this software. \* - Use of the software either in source or binary form, must be run \* on or directly connected to an Analog Devices Inc. component. \* THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR \* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, \* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. \* IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, \* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT \* LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR \* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER \* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, \* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE \* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. SVN Revision: 437 /\* Include Files \*/ #include "AD7980.h" // AD7980 definitions.

```
#include "Communication.h" // Communication definitions.
*
 @brief Initializes the communication peripheral.
*
  @return status - Initialization status.
             Example: 0 - Initialization failed;
*
                    1 - Initialization succeeded.
unsigned char AD7980_Init(void)
{
  unsigned char status = 0;
  status = SPI Init(0, 1000000, 1, 1);
  return(status);
}
@brief Initiates conversion and reads data.
* @return receivedData - Data read from the ADC.
unsigned short AD7980_Conversion(void)
{
    unsigned short receivedData = 0;
    unsigned short txData[1] = {0};
    unsigned short rxData[1] = {0};
    txData[0] = 0xFFFE;
    SPI Write(txData);
    AD7980_CS_LOW;
    SPI_Read(rxData);
    AD7980_CS_HIGH;
    receivedData = rxData[0];
    return(receivedData);
}
```

#### **Communications.h**

```
*
    @file
          Communication.h
*
   @brief Header file of Communication Driver for RENESAS RX62N Processor.
  @author DBogdan (dragos.bogdan@analog.com)
                                *******
****
* Copyright 2012(c) Analog Devices, Inc.
* All rights reserved.
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
  - Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
* - Redistributions in binary form must reproduce the above copyright
```

```
*
     notice, this list of conditions and the following disclaimer in
     the documentation and/or other materials provided with the
     distribution.
 *
   - Neither the name of Analog Devices, Inc. nor the names of its
 *
     contributors may be used to endorse or promote products derived
 *
     from this software without specific prior written permission.
 *
   - The use of this software may or may not infringe the patent rights
 *
     of one or more patent holders. This license does not release you
     from the requirement that you obtain separate licenses from these
 *
 *
     patent holders to use this software.
  - Use of the software either in source or binary form, must be run
 *
     on or directly connected to an Analog Devices Inc. component.
* THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT,
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
    SVN Revision: 437
#ifndef _COMMUNICATION_H_
#define _COMMUNICATION_H_
/* GPIO Definitions
                                                                 */
#define AD7980_CS_PIN // Add your code here.
#define AD7980_CS_PIN_OUT // Add your code here.
#define AD7980_CS_LOW // Add your code here.
                       // Add your code here.
#define AD7980 CS HIGH
*/
/* Functions Prototypes
/* Initializes the SPI communication peripheral. */
unsigned char SPI_Init(unsigned char lsbFirst,
                   unsigned long clockFreq,
                   unsigned char clockPol,
                   unsigned char clockPha);
/* Writes data to SPI. */
void SPI Write(unsigned short* data);
/* Reads data from SPI. */
void SPI Read(unsigned short* data);
```

#endif // \_COMMUNICATION\_H\_

#### Communications.c

```
@file
          Communication.c
*
    @brief Implementation of Communication Driver for RENESAS RX62N
*
          Processor.
*
    @author DBogdan (dragos.bogdan@analog.com)
* Copyright 2012(c) Analog Devices, Inc.
*
* All rights reserved.
* Redistribution and use in source and binary forms, with or without
*
  modification, are permitted provided that the following conditions are met:
*
   - Redistributions of source code must retain the above copyright
*
     notice, this list of conditions and the following disclaimer.
   - Redistributions in binary form must reproduce the above copyright
*
     notice, this list of conditions and the following disclaimer in
*
     the documentation and/or other materials provided with the
*
    distribution.
   - Neither the name of Analog Devices, Inc. nor the names of its
     contributors may be used to endorse or promote products derived
*
     from this software without specific prior written permission.
*
   - The use of this software may or may not infringe the patent rights
*
    of one or more patent holders. This license does not release you
    from the requirement that you obtain separate licenses from these
    patent holders to use this software.
*
   - Use of the software either in source or binary form, must be run
*
    on or directly connected to an Analog Devices Inc. component.
* THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT,
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
SVN Revision: 437
/* Include Files
                                                                 */
#include "Communication.h"
@brief Initializes the SPI communication peripheral.
*
  @param lsbFirst - Transfer format (0 or 1).
                 Example: 0x0 - MSB first.
                         0x1 - LSB first.
*
  @param clockFreq - SPI clock frequency (Hz).
                  Example: 1000 - SPI clock frequency is 1 kHz.
```

```
@param clockPol - SPI clock polarity (0 or 1).
               Example: 0x0 - idle state for SPI clock is low.
                       0x1 - idle state for SPI clock is high.
*
  @param clockPha - SPI clock phase (0 or 1).
               Example: 0x0 - data is latched on the leading edge of SPI
*
                         clock and data changes on trailing edge.
*
                     0x1 - data is latched on the trailing edge of SPI
*
                         clock and data changes on the leading edge.
*
* @return 0 - Initialization failed, 1 - Initialization succeeded.
unsigned char SPI_Init(unsigned char lsbFirst,
                unsigned long clockFreq,
                unsigned char clockPol,
                unsigned char clockPha)
{
    // Add your code here.
  return(1);
}
@brief Writes data to SPI.
*
 @param data - Write data buffer.
* @return None.
void SPI_Write(unsigned short* data)
{
    // Add your code here.
}
* @brief Reads data from SPI.
* @param data - As an output parameter, data represents the read buffer.
* @return None.
    void SPI_Read(unsigned short* data)
{
    // Add your code here.
}
```

## MSP430 Code

#### Main

```
/*
Written by: Gabirel McCormick
Company: Analog Devices
Date: August-September 2012
*/
```

```
/************ Include Headers ******************/
#include <string.h>
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#include "msp430.h"
#include "ad7980.h"
#include "communication.h"
#define FLASH SIZE 256
                                     // 512 bytes (256 short) per flash sector
                                     // number of flash sectors
#define FLASH SECTORS 63
/********** FUNCTION DECLARATIONS **************/
                                     //initializes msp430
void init_sys(void);
void SetVcoreUp (unsigned int level); //set Vcore
void Init_Ports (void);
                                     //initialize all ports to output
void erase Seg(void);
                                     //erases bank A of flash memory
void Erase_Flash_Segments(void);
void Flash_Erase(short* pStartAddr);
/******** Global variable declarations *********/
unsigned short* data_ptr = (unsigned short*) 0x7000;
unsigned short tempConv[2272] = {0};
int main( void )
{
 unsigned int i = 0;
 //unsigned short tempConv;
 // Stop watchdog timer to prevent time out reset
 WDTCTL = WDTPW + WDTHOLD;
 Init_Ports();
 init_sys();
                        // initialize msp430
 //erase bank A of flash memory
 //Erase_Flash_Segments();
 AD7980_Init();
                        // initialize AD7980
 //Aquire data
 //while(1)
 for( i=0; i < 16000; i++)
 //for( i=0; i < 2272; i++)</pre>
 {
     // convert
     tempConv[i] = AD7980 Conversion();
     /*
     // or write conversion to flash
                                              // Clear Lock bit
     FCTL3 = FWKEY;
     FCTL1 = FWKEY+WRT;
                                          // Enable word write
     *data ptr = AD7980 Conversion();
                                                         // Write word to Flash
                                              // Clear WRT bit
     FCTL1 = FWKEY;
     FCTL3 = FWKEY+LOCK;
                                              // Set LOCK bit
                                              // increment
     data_ptr = data_ptr + 1;
```

```
105
```

```
*/
 }
 while(1);
}
/** This function initializes the msp430 by stopping the watchdog
*** timer, and then setting the MCLK and SMCLK to 25MHz, set up
*** ports for I/O
***
*** Inputs: None
*** Returns: None
void init_sys(void)
{
 // set P3.4, 3.3 and P2.7 to use UA0SOMI, UA0SIMO and UCA0CLK, respectively
 P3SEL |= (BIT4 + BIT3);
 P2SEL |= BIT7;
 //set P3.0 for general output
 P3SEL &= ~BIT0;
 P3DIR |= BIT0;
 // Increase Vcore setting to level3 to support fsystem=25MHz
 // NOTE: Change core voltage one level at a time..
 SetVcoreUp (0x01);
 SetVcoreUp (0x02);
 SetVcoreUp (0x03);
 UCSCTL3 = SELREF_2;
                                      // Set DCO FLL reference = REFO
 UCSCTL4 |= SELA_2;
                                       // Set ACLK = REFO
                                    // Disable the FLL control loop
// Set lowest possible DCOx, MODx
   _bis_SR_register(SCG0);
 UCSCTL0 = 0 \times 0000;
                                       // Select DCO range 50MHz operation
 UCSCTL1 = DCORSEL_7;
                                       // Set DCO Multiplier for 25MHz
 UCSCTL2 = FLLD_1 + 762;
                                       // (N + 1) * FLLRef = Fdco
                                        // (762 + 1) * 32768 = 25MHz
                                       // Set FLL Div = fDCOCLK/2
                                       // Enable the FLL control loop
 __bic_SR_register(SCG0);
 // Loop until XT1,XT2 & DCO stabilizes - In this case only DCO has to stabilize
 do
 {
   UCSCTL7 &= ~(XT20FFG + XT1LF0FFG + DC0FFG);
                                       // Clear XT2,XT1,DC0 fault flags
   SFRIFG1 &= ~OFIFG;
                                       // Clear fault flags
 }while (SFRIFG1 & OFIFG);
                                        // Test oscillator fault flag
}
/******* SetVcoreUp(unsigned int level) **********************/
/** This function increases or decreases the Vcore. NOTE: VOCRE
*** LEVEL SHOULD NEVER BE CHANGED IN EITHER DIRECTION BY MORE
```

```
106
```

```
*** THAN ONE INCREMENT
***
*** Inputs: Level - the vcore level to change to
*** Returns: None
void SetVcoreUp (unsigned int level)
{
 // Open PMM registers for write
 PMMCTL0 H = PMMPW H;
 // Set SVS/SVM high side new level
 SVSMHCTL = SVSHE + SVSHRVL0 * level + SVMHE + SVSMHRRL0 * level;
 // Set SVM low side to new level
 SVSMLCTL = SVSLE + SVMLE + SVSMLRRL0 * level;
 // Wait till SVM is settled
 while ((PMMIFG & SVSMLDLYIFG) == 0);
 // Clear already set flags
 PMMIFG &= ~(SVMLVLRIFG + SVMLIFG);
 // Set VCore to new level
 PMMCTL0_L = PMMCOREV0 * level;
 // Wait till new level reached
 if ((PMMIFG & SVMLIFG))
   while ((PMMIFG & SVMLVLRIFG) == 0);
 // Set SVS/SVM low side to new level
 SVSMLCTL = SVSLE + SVSLRVL0 * level + SVMLE + SVSMLRRL0 * level;
 // Lock PMM registers for write access
 PMMCTL0 H = 0 \times 00;
}
/*
* ======= Init_Ports =======
*/
void Init_Ports (void)
{
   //Initialization of ports (all unused pins as outputs with low-level
   P10UT = 0 \times 00;
   P1DIR = 0 \times FF;
   P20UT = 0 \times 00;
   P2DIR = 0xFF;
   P30UT = 0x00;
   P3DIR = 0xFF;
   P40UT = 0x00;
   P4DIR = 0xFF;
   P50UT = 0x00;
   P5DIR = 0xFF;
   P60UT = 0 \times 00;
   P6DIR = 0 \times FF;
   #if defined (__MSP430F563x_F663x)
      P90UT = 0 \times 00;
      P9DIR = 0 \times FF;
   #endif
}
/** This function erases FLASH_SEECTORS segments with size of
*** FALSH_SIZE
***
*** Inputs: None
*** Returns: None
```

```
void Erase Flash Segments(void)
{
 int i;
 for(i = 0; i < FLASH SECTORS; i++)</pre>
   Flash Erase(data ptr + (short)(i * FLASH SIZE));
}
/** This function erases a single segment of flash memory, of
*** which pStartAddr is the address of start of the segement
***
*** Inputs: pStartAddr - A pointer to the start of the flash segment
*** Returns: None
void Flash Erase(short* pStartAddr)
{
 FCTL3 = FWKEY;
                           //clear lock bit
 FCTL1 = FWKEY + ERASE; //set erase bit
                         //dummy write
//clear erase bit
//set lock bit
 *pStartAddr = 0;
 FCTL1 = FWKEY;
 FCTL3 = FWKEY + LOCK;
}
```

#### AD7980.c

@file AD7980.c \* \* @brief Implementation of 7980 Driver. @author Bancisor Mihai \* Modified for use with the MSP430F5528 by Gabriel McCormick \* Copyright 2012(c) Analog Devices, Inc. \* \* All rights reserved. \* Redistribution and use in source and binary forms, with or without \* modification, are permitted provided that the following conditions are met: - Redistributions of source code must retain the above copyright \* notice, this list of conditions and the following disclaimer. \* - Redistributions in binary form must reproduce the above copyright \* notice, this list of conditions and the following disclaimer in \* the documentation and/or other materials provided with the distribution. \* - Neither the name of Analog Devices, Inc. nor the names of its \* contributors may be used to endorse or promote products derived \* from this software without specific prior written permission. \* - The use of this software may or may not infringe the patent rights \* of one or more patent holders. This license does not release you \* from the requirement that you obtain separate licenses from these \* patent holders to use this software. \* - Use of the software either in source or binary form, must be run on or directly connected to an Analog Devices Inc. component.

```
* THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT,
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
   SVN Revision: 437
/* Include Files
                                                         */
#include "AD7980.h"
                        // AD7980 definitions.
#include "Communication.h" // Communication definitions.
#include "msp430f5528.h"
* @brief Initializes the communication peripheral.
* @return status - Initialization status.
              Example: 0 - Initialization failed;
                    1 - Initialization succeeded.
unsigned char AD7980_Init(void)
{
  unsigned char status = 0;
  status = SPI_Init(0, 0, 1);
  return(status);
}
*
  @brief Initiates conversion and reads data.
*
  @return receivedData - Data read from the ADC.
unsigned short AD7980_Conversion(void)
{
     unsigned short receivedData = 0;
     unsigned short txData[1] = {0};
     unsigned short rxData[1] = {0};
     txData[0] = 0x7F;
     SPI Write(txData);
     // delay 3 cycles before setting the CS low
     // This is based on a 25MHz clock, and should delay for 400 ns
     // this should bring the total time from setting the transfer buffer
     // to the CS being pulled low to a minimum of 720ns, enough time
     // for the conversion to complete.
     ___delay_cycles(3);
```

```
P3OUT &= 0xFE; // AD7980_CS_LOW
SPI_Read(rxData);
P3OUT |= 0x01; //AD7980_CS_HIGH;
receivedData = rxData[0];
return(receivedData);
```

#### Communication.c

}

```
@file
           Communication.c
*
    @brief Implementation of Communication Driver for RENESAS RX62N
*
           Processor.
*
    @author DBogdan (dragos.bogdan@analog.com)
*
    Modified for use with the MSP4305528 by Gabriel McCormick
* Copyright 2012(c) Analog Devices, Inc.
* All rights reserved.
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
  - Redistributions of source code must retain the above copyright
     notice, this list of conditions and the following disclaimer.
*
   - Redistributions in binary form must reproduce the above copyright
*
     notice, this list of conditions and the following disclaimer in
*
     the documentation and/or other materials provided with the
     distribution.
*
   - Neither the name of Analog Devices, Inc. nor the names of its
*
     contributors may be used to endorse or promote products derived
*
     from this software without specific prior written permission.
*
   - The use of this software may or may not infringe the patent rights
     of one or more patent holders. This license does not release you
     from the requirement that you obtain separate licenses from these
*
     patent holders to use this software.
*
   - Use of the software either in source or binary form, must be run
     on or directly connected to an Analog Devices Inc. component.
* THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT,
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
SVN Revision: 437
```

```
*/
/* Include Files
#include "Communication.h"
#include "msp430f5528.h"
@brief Initializes the SPI communication peripheral.
*
  @param lsbFirst - Transfer format (0 or 1).
                Example: 0x0 - MSB first.
                       0x1 - LSB first.
  @param clockFreq - SPI clock frequency (Hz).
*
                 Example: 1000 - SPI clock frequency is 1 kHz.
*
  @param clockPol - SPI clock polarity (0 or 1).
*
                Example: 0x0 - idle state for SPI clock is low.
*
                         0x1 - idle state for SPI clock is high.
*
  @param clockPha - SPI clock phase (0 or 1).
                Example: 0x0 - data is latched on the leading edge of SPI
*
                            clock and data changes on trailing edge.
*
                       0x1 - data is latched on the trailing edge of SPI
*
                            clock and data changes on the leading edge.
* @return 0 - Initialization failed, 1 - Initialization succeeded.
unsigned char SPI_Init(unsigned char lsbFirst,
                  unsigned char clockPol,
                  unsigned char clockPha)
 UCA0CTL1 |= UCSWRST;
                          // **Put state machine in reset**
 UCA0CTL0 |= UCMST+UCSYNC+UCMSB; // 3-pin, 8-bit SPI master
                          // data captured on clock's falling edge
                          // MSB first
                          // Clock polarity low
 UCA0CTL1 |= UCSSEL_2;
                         // select SMCLK for SPI clock
                          // /1
 UCA0BR0 = 0x01;
                          11
 UCA0BR1 = 0;
                         // No modulation
 UCA0MCTL = 0;
                       // set AD7980 CS HIGH (inactive)
// **Initialize USCI state machine**
// Emphasize user
 P3OUT |= BIT0;
 UCA0CTL1 &= ~UCSWRST;
                         // Enable USCI_A0 RX interrupt
 UCAØIE |= UCRXIE;
 return(1);
}
* @brief Writes data to SPI.
*
  @param data - Write data buffer.
* @return None.
void SPI_Write(unsigned short* data)
{
 unsigned short txData[2] = {0,0};
```

```
111
```

```
txData[0] = data[0]; // initiate byte
 // put initiate byte in tranfer buffer
 UCA0TXBUF = txData[0];
 while (!(UCA0IFG&UCTXIFG)); // wait for transfer to finish
}
* @brief Reads data from SPI.
* @param data - As an output parameter, data represents the read buffer.
*
* @return None.
****
void SPI_Read(unsigned short* data)
{
 unsigned short txData[2] = {0,0};
 txData[0] = 0xFF;
txData[1] = 0xFF;
                            // first dummy byte
                                // second dummy byte
 // set the transfer buffer to the first byte
 UCA0TXBUF = txData[0];
 while (!(UCA0IFG&UCTXIFG));
                                 // wait for transfer
 // might be able to reverse the next two lines to speed up
 // read out most significant byte
 data[0] = UCA0RXBUF;
 // set the transfer buffer to the second byte
 UCA0TXBUF = txData[1];
 while (!(UCA0IFG&UCTXIFG));
                                // wait for transfer
 // shift over first byte and OR with second byte
 data[0] = (data[0] << 8) | UCA0RXBUF;</pre>
}
```

## STMicroelectronics Code

# Main

```
/********* Global variable declarations *********/
static volatile Int32U TimingDelay;
/*variable for clitical section entry control*/
Int32U CriticalSecCntr;
uint16_t tempConv[16000] = {0};
int main()
{
 unsigned int i = 0;
 AD7980 Init();
 //while(1)
 for(i=0; i < 16000; i++)</pre>
 {
   // convert
   tempConv[i] = AD7980_Conversion();
 }
 COM1_Init();
                            // initialize COM1 port
 COM1 Transfer(0x5547);
                            // start
 for(i=0; i < 16000; i++)</pre>
   COM1_Transfer(tempConv[i]); // transfer conversion data
 COM1_Transfer(0x4755);
                           // end
 while(1);
}
/** This function initializes the COM1 port to use USART
*** Baud Rate: 9600
*** Word Length: 8-bit
*** 1 Stop Bit
*** No parity
*** Transmit and Receive
*** No Hardware Flow Control
***
*** Inputs: None
*** Returns: None
void COM1_Init(void)
{
 RCC AHB1PeriphClockCmd(RCC AHB1Periph GPIOG, ENABLE);
 RCC AHB1PeriphClockCmd(RCC APB1Periph USART3, ENABLE);
 USART_InitTypeDef USART_InitStructure;
 USART InitStructure.USART BaudRate = 9600;
 USART InitStructure.USART WordLength = USART WordLength 8b;
 USART_InitStructure.USART_StopBits = USART_StopBits_1;
 USART_InitStructure.USART_Parity = USART_Parity_No;
```

```
113
```

```
USART_InitStructure.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 USART InitStructure.USART HardwareFlowControl = USART HardwareFlowControl None;
 STM_EVAL_COMInit(COM1, &USART_InitStructure);
}
/** This function transfers 16-bits of data over USART6 using
*** two 8-bit data transfers. The upper byte is transmitted first,
*** followed by the lower byte.
***
*** Inputs: data - the 16 bits of data to be transmitted
*** Returns: None
void COM1_Transfer(uint16_t data)
{
 uint8 t UpperByte;
 uint8 t LowerByte;
 UpperByte = (data >> 8);
 LowerByte = (data & (0x00FF));
 USART_SendData(USART6, UpperByte);
 while(USART_GetFlagStatus(USART6, USART_FLAG_TXE) == RESET);
 USART SendData(USART6, LowerByte);
 while(USART_GetFlagStatus(USART6, USART_FLAG_TXE) == RESET);
}
/**
 * @brief Decrements the TimingDelay variable.
 * @param None
 * @retval None
 */
void TimingDelay Decrement(void)
{
 if (TimingDelay != 0x00)
 ł
   TimingDelay--;
 }
}
```

### AD7980.c

```
* modification, are permitted provided that the following conditions are met:
  - Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
   - Redistributions in binary form must reproduce the above copyright
    notice, this list of conditions and the following disclaimer in
    the documentation and/or other materials provided with the
*
    distribution.
*
   - Neither the name of Analog Devices, Inc. nor the names of its
*
    contributors may be used to endorse or promote products derived
*
    from this software without specific prior written permission.
  - The use of this software may or may not infringe the patent rights
    of one or more patent holders. This license does not release you
    from the requirement that you obtain separate licenses from these
*
    patent holders to use this software.
*
   - Use of the software either in source or binary form, must be run
*
    on or directly connected to an Analog Devices Inc. component.
* THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT,
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
SVN Revision: 437
/* Include Files
                                                               */
#include "AD7980.h"
                           // AD7980 definitions.
#include "Communication.h" // Communication definitions.
#include "iar_stm32f207zg_sk.h"
@brief Initializes the communication peripheral.
*
  @return status - Initialization status.
                Example: 0 - Initialization failed;
                       1 - Initialization succeeded.
unsigned char AD7980_Init(void)
Ł
   unsigned char status = 0;
   RCC PCLK1Config(RCC HCLK Div1);
   SPI Setup(0, 0, 0, 1);
   return(status);
}
* @brief Initiates conversion and reads data.
```

}

# Communication.c

```
@file
           Communication.c
*
    @brief Implementation of Communication Driver for RENESAS RX62N
            Processor.
*
    @author DBogdan (dragos.bogdan@analog.com)
*
    Modified for use with the STM32F207ZG by Gabriel McCormick
* Copyright 2012(c) Analog Devices, Inc.
* All rights reserved.
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
  - Redistributions of source code must retain the above copyright
*
     notice, this list of conditions and the following disclaimer.
*
   - Redistributions in binary form must reproduce the above copyright
     notice, this list of conditions and the following disclaimer in
     the documentation and/or other materials provided with the
*
*
     distribution.
*
   - Neither the name of Analog Devices, Inc. nor the names of its
*
     contributors may be used to endorse or promote products derived
     from this software without specific prior written permission.
*
   - The use of this software may or may not infringe the patent rights
     of one or more patent holders. This license does not release you
*
*
     from the requirement that you obtain separate licenses from these
     patent holders to use this software.
*
   - Use of the software either in source or binary form, must be run
*
     on or directly connected to an Analog Devices Inc. component.
* THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT,
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
```

```
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
SVN Revision: 437
/* Include Files
                                                              */
#include "Communication.h"
#include "iar_stm32f207zg_sk.h"
@brief Initializes the SPI communication peripheral.
*
  @param lsbFirst - Transfer format (0 or 1).
*
                Example: 0x0 - MSB first.
*
                        0x1 - LSB first.
*
  @param clockFreq - SPI clock frequency (Hz).
                 Example: 1000 - SPI clock frequency is 1 kHz.
*
  @param clockPol - SPI clock polarity (0 or 1).
                Example: 0x0 - idle state for SPI clock is low.
                          0x1 - idle state for SPI clock is high.
*
*
  @param clockPha - SPI clock phase (0 or 1).
                Example: 0x0 - data is latched on the leading edge of SPI
*
                            clock and data changes on trailing edge.
*
                        0x1 - data is latched on the trailing edge of SPI
*
                            clock and data changes on the leading edge.
*
* @return 0 - Initialization failed, 1 - Initialization succeeded.
unsigned char SPI_Setup (unsigned char lsbFirst,
                  unsigned long clockFreq,
                  unsigned char clockPol,
                  unsigned char clockPha)
{
   GPI0_InitTypeDef SPI_GPI0A_config;
   GPI0_InitTypeDef SPI_GPI0B_config;
   GPI0_InitTypeDef SPI_GPI0A6_config;
   GPI0_InitTypeDef I0_config;
   SPI_InitTypeDef SPI_InitStructure;
   SPI_GPIOA_config.GPIO_Pin = GPIO_Pin_5; // GPIOA Pins 5
   SPI_GPIOA_config.GPIO_Mode = GPIO_Mode_AF;
                                                   // Seelct fpor alternate
function
   SPI_GPIOA_config.GPIO_OType = GPIO_OType_PP;
                                             // pull up/pull down
   SPI_GPIOA_config.GPIO_PuPd = GPIO_PuPd_DOWN;
                                           // no pull up/pull down
   SPI GPIOB config.GPIO Pin = GPIO Pin 5;
                                              // GPIOB Pin 5
   SPI GPIOB config.GPIO Mode = GPIO Mode AF;
                                                    // select for alternate
function
   SPI_GPIOB_config.GPIO_OType = GPIO_OType_OD;
                                             // pull up/pull down
   IO config.GPIO Pin = GPIO Pin 4;
                                             // GPIOA Pin 4
   IO config.GPIO Mode = GPIO Mode OUT;
                                             // Select for ouput
   IO config.GPIO OType = GPIO OType PP;
                                             // pull up/pull down
                                           // no pull up or pull down
   IO_config.GPIO_PuPd = GPIO_PuPd_DOWN;
```

```
SPI_GPIOA6_config.GPIO_Pin = GPIO_Pin_6; // GPIOA Pins 6
   SPI_GPIOA6_config.GPIO_Mode = GPIO_Mode_AF;
                                                            // Seelct fpor alternate
function
   SPI_GPIOA6_config.GPI0_OType = GPI0_OType_PP;
SPI_GPIOA6_config.GPI0_PuPd = GPI0_PuPd_DOWN;
                                                       // pull up/pull down
                                                     // no pull up/pull down
   SPI InitStructure.SPI Direction = SPI Direction 2Lines FullDuplex; // full duplex
trnsfer
   SPI InitStructure.SPI Mode = SPI Mode Master;
                                                                     // select master
mode
   SPI_InitStructure.SPI_DataSize = SPI_DataSize_16b;
                                                                           // 16-bit
transfer size
   SPI InitStructure.SPI CPOL = SPI CPOL Low;
                                                                    // clock polarity
is low
   SPI InitStructure.SPI CPHA = SPI CPHA 2Edge;
                                                                    // sample data on
the second edge
   SPI InitStructure.SPI NSS = SPI NSS Soft;
                                                                      // software NSS
(PA4)
   SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2; // divide by
two.... i think?
   SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
                                                                     // transfer MSB
first
                                                                    // CRC polynomial
   SPI_InitStructure.SPI_CRCPolynomial = 7;
not used
   RCC APB2PeriphClockCmd(RCC APB2Periph SPI1, ENABLE);
   RCC AHB1PeriphClockCmd(RCC AHB1Periph GPIOA, ENABLE);
   RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
   GPI0_PinAFConfig(GPI0A, GPI0_PinSource5, GPI0_AF_SPI1);
   GPI0_PinAFConfig(GPI0A, GPI0_PinSource6, GPI0_AF_SPI1);
   GPI0_PinAFConfig(GPIOB, GPI0_PinSource5, GPI0_AF_SPI1);
   GPI0_Init(GPI0A, &SPI_GPI0A_config);
   GPI0_Init(GPI0A, &SPI_GPI0A6_config);
   GPIO Init(GPIOA, &IO config);
   GPI0_Init(GPI0B, &SPI_GPI0B_config);
   SPI_Init(SPI1, &SPI_InitStructure);
   SPI_Cmd(SPI1, ENABLE);
   return(1);
}
@brief Writes data to SPI.
 *
  @param data - Write data buffer.
 * @return None.
****
void SPI_Write(unsigned short* data)
{
 unsigned short txData = data[0];
 SPI I2S SendData(SPI1, txData);
 /* Wait for SPI1 TX buffer empty */
 while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
```

```
118
```

```
SPI_I2S_ReceiveData(SPI1);
 return;
}
@brief Reads data from SPI.
*
  @param data - As an output parameter, data represents the read buffer.
* @return None.
              void SPI Read(unsigned short* data)
{
 unsigned short txData = 0xFFFF;
 //send dummy write
 SPI_I2S_SendData(SPI1, txData);
 /* Wait for SPI1 TX buffer empty */
 while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
 //read data
 data[0] = SPI_I2S_ReceiveData(SPI1);
 return;
}
```

## Appendix C – IBIS Model

```
[IBIS Ver] 3.2
                                                           10 VDRIVE
                                                                            POWER
[File Name] ad7091rsdz.ibs
[File Rev]
                                                           [Model Selector] input
[Source] Measured and Created by Analog Devices
                                                           in_1.8v digital ctrl input,vdrive=1.8v
[Date]
                                                           in_2.5v digital ctrl input, vdrive=2.5v
[Component] AD7091RSDz
                                                           in_3.3v digital ctrl input,vdrive=3.3v
[Manufacturer] Analog Devices
                                                           in_5.0v digital ctrl input,vdrive=5.0v
[Package]
                                                           [Model Selector] sdo
                                                           sdo_1.8v digital 3-state output,vdrive=1.8v
10 Lead MSOP
                                                           sdo_2.5v digital 3-state output,vdrive=2.5v
                                                           sdo_3.3v digital 3-state output,vdrive=3.3v
Variable Typ
                                                           sdo_5.0v digital 3-state output,vdrive=5.0v
R_pkg 41.75m
L_pkg 0.9957nH
                                                           [Model] in_1.8V
C_pkg 0.1886pF
                                                           Model_type Input
                                                           Vinl = 0.54
                                                           Vinh = 1.26
[Pin]
       signal_name
                     model_name
                                    R pin L pin
                                                           C_{comp} = 2.4 pF
C_pin
    VDD
              POWER
1
                                                             variable typ
    REFOUT
2
                                                           [Voltage Range] 1.8v
                term
3
                                                           [Power Clamp Reference] 1.8v
             term
    AIN
    REGCAP
                                                           [GND Clamp Reference] 0.00v
4
                term
5
    GND
              GND
                                                           [Temperature Range] 25
6
    *CONVST input
                         41.75
7
    *CS
             input
                     41.75m
                                                           [GND Clamp]
8
    SCLK
              input
                    41.75m
                                                           -1.800000
9
    SDO
              sdo
                     41.75m
                                                                            -0.412173
```

-1.087309	-0.099999
-1.035578	-0.077339
-0.980950	-0.060525
-0.926672	-0.044462
-0.871713	-0.029360
-0.817102	-0.016842
-0.762703	-0.008326
-0.708350	-0.004291
-0.653711	-0.002233
-0.599501	-0.001018
-0.544992	-0.000341
-0.490517	-0.000080
-0.436116	-0.000014
-0.381550	-0.000002
-0.327252	-0.000000
-0.271996	-0.000000
-0.217752	-0.000000
-0.163182	0.000000
-0.108909	0.000000
-0.054336	0.000000
-0.000044	0.000000
0.0543340.00000	)0
0.1089230.00000	
0.1632180.00000	
0.2178020.00000	
0.2720530.00000	
0.3270170.00000	
0.3816070.00000	
0.4358810.00000	
0.4904690.00000	
0.5447230.00000	
0.5993250.00000	
0.6535130.00000	
0.7081260.00000	
0.7624030.00000	
0.8169810.00000	
0.8712440.00000	
0.9265230.00000	
0.9807860.00000	
1.0353850.00000	
1.0896570.00000	
1.1442390.00000	
1.1984990.00000	
1.2530970.00000	
1.3073820.00000	
1.3621340.00000	
1.4165060.00000	
1.4712380.00000	
1.5263180.00000	
1.5807010.00000	
1.6354080.00000	
1.6898280.00000	
1.7445500.00000	
1.7989400.00000	
[Power Clamp]	
1.8000000.00000	)0
-0.053681	0.000000

-0.108404	0.000000
-0.162802	0.000000
-0.217443	0.000000
-0.271847	0.000000
-0.326919	0.000000
-0.381645	0.000002
-0.436029	0.000012
-0.490855	0.000062
-0.545166	0.000204
-0.599957	0.000488
-0.654422	0.000937
-0.708999	0.001599
-0.763406	0.002774
-0.818168	0.005537
-0.872498	0.010885
-0.927798	0.018474
-0.982094	0.024881
-1.800000	0.121385
0.0000000.0000	00
0.0000000.0000	00
0.0000000.0000	
0.0000000.0000	
0.0000000.0000	00
0.0000000.0000	00
0.0000000.0000	
0.0000000.0000	
0.0000000.0000	00
0.0000000.0000	00
0.0000000.0000	
0.0000000.0000	
0.0000000.0000	00
0.0000000.0000	00
	T
[Model] in_2.5V	
[Model] in_2.5V	
[Model] in_2.5V Model_type Inpu	
[Model] in_2.5V Model_type Inpu Vinl = 0.75	
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75	ıt
[Model] in_2.5V Model_type Inpu Vinl = 0.75	ıt
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75	ıt
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF	ıt
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ	ut 7
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range]	ut 2.5v
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp R	2.5v eference] 2.5v
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp R	2.5v eference] 2.5v
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp R [GND Clamp Reference]	2.5v eference] 2.5v eference] 0.00v
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp R [GND Clamp Re [Temperature Ra	2.5v eference] 2.5v eference] 0.00v
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp R [GND Clamp Re [Temperature Ra	2.5v eference] 2.5v eference] 0.00v
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp R [GND Clamp Re [Temperature Ra	2.5v eference] 2.5v eference] 0.00v
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp R [GND Clamp Re [Temperature Ra	2.5v eference] 2.5v eference] 0.00v
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp R [GND Clamp Re [Temperature Ra    [GND Clamp]	2.5v eference] 2.5v eference] 0.00v inge] 25
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp R [GND Clamp Re [Temperature Ra    [GND Clamp]   -2.500000	2.5v eference] 2.5v eference] 0.00v inge] 25 -0.687080
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp R [GND Clamp Re [Temperature Ra    [GND Clamp]	2.5v eference] 2.5v eference] 0.00v inge] 25
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp Re [GND Clamp Re [Temperature Ra    [GND Clamp]   -2.500000 -1.086757	2.5v eference] 2.5v eference] 0.00v inge] 25 -0.687080 -0.099999
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp Re [GND Clamp Re [GND Clamp]   -2.500000 -1.086757 -1.059582	2.5v eference] 2.5v eference] 0.00v mge] 25 -0.687080 -0.099999 -0.088710
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp Re [GND Clamp Re [GND Clamp]   -2.500000 -1.086757 -1.059582 -0.983968	2.5v eference] 2.5v eference] 0.00v inge] 25 -0.687080 -0.099999 -0.088710 -0.065623
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp Re [GND Clamp Re [GND Clamp]   -2.500000 -1.086757 -1.059582	2.5v eference] 2.5v eference] 0.00v inge] 25 -0.687080 -0.099999 -0.088710 -0.065623 -0.042771
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp Re [GND Clamp Re [GND Clamp]   -2.500000 -1.086757 -1.059582 -0.983968	2.5v eference] 2.5v eference] 0.00v inge] 25 -0.687080 -0.099999 -0.088710 -0.065623 -0.042771
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp R [GND Clamp Ref [GND Clamp] -2.500000 -1.086757 -1.059582 -0.983968 -0.908034 -0.832781	2.5v eference] 2.5v eference] 0.00v inge] 25 -0.687080 -0.099999 -0.088710 -0.065623 -0.042771 -0.022659
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF     variable typ [Voltage Range] [Power Clamp R [GND Clamp Rate [GND Clamp]   -2.500000 -1.086757 -1.059582 -0.983968 -0.908034 -0.832781 -0.756725	2.5v eference] 2.5v eference] 0.00v inge] 25 -0.687080 -0.099999 -0.088710 -0.065623 -0.042771 -0.022659 -0.008681
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF     variable typ [Voltage Range] [Power Clamp R [GND Clamp Rate [GND Clamp]   -2.500000 -1.086757 -1.059582 -0.983968 -0.908034 -0.832781 -0.756725 -0.681377	2.5v eference] 2.5v eference] 2.5v eference] 0.00v inge] 25 -0.687080 -0.099999 -0.088710 -0.065623 -0.042771 -0.022659 -0.008681 -0.003397
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF     variable typ [Voltage Range] [Power Clamp R [GND Clamp Rate [GND Clamp]   -2.500000 -1.086757 -1.059582 -0.983968 -0.908034 -0.832781 -0.756725	2.5v eference] 2.5v eference] 0.00v inge] 25 -0.687080 -0.099999 -0.088710 -0.065623 -0.042771 -0.022659 -0.008681
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF     variable typ [Voltage Range] [Power Clamp R [GND Clamp Ref [GND Clamp]   -2.500000 -1.086757 -1.059582 -0.983968 -0.908034 -0.832781 -0.756725 -0.681377 -0.605515	2.5v eference] 2.5v eference] 2.5v eference] 0.00v inge] 25 -0.687080 -0.099999 -0.088710 -0.065623 -0.042771 -0.022659 -0.008681 -0.003397 -0.001238
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF     variable typ [Voltage Range] [Power Clamp R [GND Clamp R [GND Clamp R [GND Clamp]   -2.500000 -1.086757 -1.059582 -0.983968 -0.908034 -0.832781 -0.756725 -0.681377 -0.605515 -0.530001	2.5v eference] 2.5v eference] 2.5v eference] 0.00v inge] 25 -0.687080 -0.099999 -0.088710 -0.065623 -0.042771 -0.022659 -0.008681 -0.003397 -0.001238 -0.000277
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF     variable typ [Voltage Range] [Power Clamp R [GND Clamp Ref [GND Clamp]   -2.500000 -1.086757 -1.059582 -0.983968 -0.908034 -0.832781 -0.756725 -0.681377 -0.605515 -0.530001 -0.454112	2.5v eference] 2.5v eference] 2.5v eference] 0.00v inge] 25 -0.687080 -0.099999 -0.088710 -0.065623 -0.042771 -0.022659 -0.008681 -0.003397 -0.001238 -0.000277 -0.000031
[Model] in_2.5V Model_type Inpu Vinl = 0.75 Vinh = 1.75 C_comp = 2.4pF     variable typ [Voltage Range] [Power Clamp R [GND Clamp R [GND Clamp R [GND Clamp]   -2.500000 -1.086757 -1.059582 -0.983968 -0.908034 -0.832781 -0.756725 -0.681377 -0.605515 -0.530001	2.5v eference] 2.5v eference] 2.5v eference] 0.00v inge] 25 -0.687080 -0.099999 -0.088710 -0.065623 -0.042771 -0.022659 -0.008681 -0.003397 -0.001238 -0.000277

-0.302621	-0.000000
-0.227067	-0.000000
-0.151201	0.000000
-0.075985	0.000000
0.0001570.000	000
0.0760150.000	
0.1512690.000	
0.2271600.000	
0.3027200.000	
0.3786360.000	
0.4538640.000	
0.5297680.000	000
0.6053470.000	000
0.6811980.000	000
0.7564330.000	000
0.8323330.000	000
0.9078920.000	000
0.9837990.000	
1.0593770.000	
1.1352740.000	
1.2105110.000	
1.2864070.000	
1.3621550.000	
1.4382460.000	
1.5136550.000	
1.5897310.000	
1.6654840.000	
1.7415680.000	
1.8173200.000	
1.8933970.000	000
1.9688120.000	000
2.0448410.000	000
2.1205940.000	000
2.1966660.000	000
2.2720690.000	000
2.3481610.000	
2.4239100.000	
2.4999850.000	
2.1999050.000	
[Power Clamp]	l
2 5000000 000	0000.000000.000000.000000
-0.076065	0.000000.000000.000000.000000
-0.151475	0.000000.000000.000000.000000
-0.227794	0.000000.000000.000000.000000
-0.303066	0.000000.000000.000000.000000
-0.379014	0.0000020.0000000.000000.000000
-0.454594	0.0000300.0000000.000000.000000
-0.530505	0.0001870.0000000.000000.000000
-0.605831	0.0006000.0000000.000000.000000
-0.681640	0.0013520.0000000.000000.000000
-0.757263	0.0029030.0000000.000000.000000
-0.833256	0.0077310.0000000.000000.000000
-0.908347	0.0171220.0000000.000000.000000
-0.984276	0.0258880.000000.000000.000000
-2.500000	0.2008730.0000000.0000000.000000
-2.500000	0.2008/30.000000.000000.000000

[Model] in\_3.3V Model\_type Input

Vinl = 0.99 Vinh = 2.31 C_comp = 2.4pF   variable typ [Voltage Range] [Power Clamp R [GND Clamp Re [Temperature Ra	3.3v eference] 3.3v ference] 0.00v
[GND Clamp]	
-3.300000 -1.081361 -0.998971 -0.899065 -0.799145 -0.699375 -0.599531 -0.499355 -0.399622 -0.299627 -0.199777 -0.099943 -0.000050 0.0999750.00000 0.3996100.00000 0.3996100.00000 0.4994890.00000 0.5993520.00000 0.5993520.00000 0.5993520.00000 0.5993520.00000 0.9987790.00000 1.988870.00000 1.988870.00000 1.3985370.00000 1.3985370.00000 1.5987680.00000 1.5987680.00000 1.5987680.00000 1.5987680.00000 1.5987680.00000 1.5987680.00000 1.5987680.00000 2.9994580.00000 2.9995820.00000 2.999750.00000 2.999750.00000 2.999750.00000 2.999880.00000 2.999880.00000 2.999880.00000 2.999880.00000 2.999880.00000 2.999880.00000 2.999880.00000 2.999880.00000 2.999880.00000 2.999880.00000 2.999880.00000 2.999880.00000 2.999880.00000 2.999880.00000 2.999880.00000 2.999880.00000 2.999880.00000 2.9998340.00000 2.999852000000 2.999852000000 2.999852000000 2.999852000000 2.999852000000 2.999852000000 2.999852000000 2.999852000000 2.999852000000 2.999852000000 2.9998520000000 2.9998520000000000000000000000000000000000	D0         D0
3.0997430.00000 3.1996290.00000 3.2995130.00000	00

#### [Power Clamp]

3.3000000.00000	0
-0.099348	0.000000
-0.199239	0.000000
-0.299115	0.000000
-0.399422	0.000005
-0.499399	0.000090
-0.599208	0.000524
-0.699050	0.001539
-0.799142	0.004712
-0.899200	0.015355
-0.999362	0.026992
-3.300000	0.294284

[Model] in\_5.0V Model\_type Input Vinl = 1.5 Vinh = 3.5 C\_comp = 2.4pF | variable typ [Voltage Range] 5.0v [Power Clamp Reference] 5.0v [GND Clamp Reference] 0.00v [Temperature Range] 25

#### [GND Clamp]

-5.000000	-1.346910	
-1.048651	-0.099999	
-0.908065	-0.055634	
-0.756557	-0.014242	
-0.605504	-0.001657	
-0.454194	-0.000063	
-0.302619	-0.000000	
-0.151182	0.000000	
0.0001700.00000	0	
0.1512730.00000	0	
0.3027310.00000	0	
0.4538710.00000	0	
0.6053630.00000	0	
0.7564460.00000	0	
0.9079050.00000	0	
1.0593890.00000	0	
1.2105270.00000	0	
1.3621620.00000		
1.5136730.00000		
1.6655000.00000	-	
1.8173270.00000	-	
1.9688370.00000	-	
2.1206180.00000	-	
2.2720840.00000	-	
2.4239330.00000	0	
2.5760830.00000		
2.7278200.00000	-	
2.1210200.000000		

2.8789950.000000 3.0304820.000000 3.1816410.000000 3.3331450.000000 3.6357560.000000 3.6357560.000000 3.7872680.000000 4.0900730.000000 4.2415730.000000 4.3934240.000000 4.5452660.000000 4.6967630.000000 4.8485520.000000

#### [Power Clamp]

5.0000000.000000		
-0.000044	0.000000	
-0.151890	0.000000	
-0.303393	0.000000	
-0.455163	0.000028	
-0.606700	0.000569	
-0.757811	0.002790	
-0.909282	0.016945	
-1.060488	0.031322	
-5.000000	0.405902	

[Model] sdo\_1.8v Model\_type 3-state Vref= Rref= Cref= Vmeas= C\_comp = 4.5pF | [Voltage Range] 1.8v [Power Clamp Reference] 1.8v [GND Clamp Reference] 0.00v [Pullup Reference] 1.8v [Pulldown Reference] 0.00v [Temperature Range] 25

#### [GND Clamp]

-1.800000	-0.377970
-1.050005	-0.099999
-1.035376	-0.094577
-0.980760	-0.074073
-0.926477	-0.054366
-0.871518	-0.036208
-0.816909	-0.021510
-0.762334	-0.011743
-0.708190	-0.006404
-0.653568	-0.003425
-0.599364	-0.001562
-0.544864	-0.000516

-0.490209	-0.000118
-0.435969	-0.000020
-0.381425	-0.000003
-0.327131	-0.000000
-0.271865	-0.000000
-0.217634	-0.000000
-0.163068	0.000000
-0.108806	0.000000
-0.054242	0.000000
0.0000240.00000	
0.0541330.00000	
0.1087150.00000	
0.2175770.00000	
0.2718230.00000	
0.3267720.00000	
0.3813620.00000	
0.4356210.00000	
0.4902080.00000	
0.5444620.00000	
0.5990460.00000	0
0.6532330.00000	0
0.7078290.00000	0
0.7620950.00000	0
0.8166680.00000	
0.8709250.00000	
0.9262050.00000	
0.9804500.00000	
1.0350470.00000	
1.0893180.00000	
1.1438880.00000 1.1981310.00000	
1.2527200.00000	
1.3070150.00000	
1.3617700.00000	
1.4161600.00000	
1.4708890.00000	
1.5259780.00000	0
1.5803700.00000	0
1.6351020.00000	0
1.6895200.00000	
1.7442520.00000	
1.7986450.00000	00
[Power Clamp]	
_	
1.800000.00000	
-0.053388	0.000000
-0.108119	0.000000
-0.162526	0.000000
-0.217187	0.000000
-0.271593	0.000000
-0.326658 -0.381421	0.000000 0.000002
-0.381421 -0.435811	0.000002
-0.433811 -0.490683	0.000015
-0.490085 -0.544986	0.000083
-0.599816	0.000808
0.077010	0.000000

-0.654102 -0.708842 -0.763279 -0.818077 -0.872359 -0.927651 -1.800000	$\begin{array}{c} 0.001608\\ 0.002824\\ 0.004852\\ 0.009199\\ 0.017125\\ 0.024908\\ 0.147705\end{array}$
[Pullup]	
[Pullup] 3.600000-0.016 2.236052-0.015 2.181481-0.015 2.127243-0.015 2.071970-0.015 2.017723-0.015 1.963162-0.015 1.908873-0.015 1.854321-0.015 1.854321-0.015 1.691058-0.015 1.691058-0.015 1.691058-0.015 1.527940-0.015 1.527940-0.015 1.309519-0.015 1.200667-0.015 1.200667-0.015 1.200667-0.015 1.200667-0.015 1.200667-0.015 1.200667-0.015 1.200667-0.015 1.200667-0.015 1.091861-0.014 0.928741-0.014 0.928741-0.015 0.655744-0.015 0.601473-0.015 0.655744-0.015 0.61473-0.015 0.546877-0.015 0.437843-0.011 0.383468-0.016 0.328871-0.005 0.219367-0.006 0.110175-0.005 0.009770.000 0.0053762 -0.108517 -0.162948	5705         5667         5667         5667         5647         5627         5606         5584         5508         5479         5449         5446         5382         5346         5306         5220         5173         5121         5065         5004         4935         4859         4772         4671         4549         4403         4218         3982         3675         3280         2776         2152         1390         0487         9406         8182         5821         5299         3635         1816
-0.217639 -0.271893	0.009352 0.011925

-0.326973	0.014679	1.8534640.0464	56	
-0.381685	0.017527	1.9081930.0465	41	
-0.436085	0.020399	1.9626070.0466		
-1.800000	0.092408	2.0172730.0467		
-1.000000	0.072408			
		2.0716720.0467		
		2.1267430.0468		
[Pulldown]		2.1814640.0469		
		2.2358670.0470		
-1.800000	-0.221640	2.2906100.0471		
-0.849927	-0.099999	2.3450100.0474	43	
-0.817103	-0.095797	3.600000.0471	41	
-0.762519	-0.088924			
-0.708254	-0.082165			
-0.653655	-0.075412	[Rising Wavefor	rml	
-0.599481	-0.068752	$R_{fixture} = 50$	1	
-0.544905	-0.062085	$V_{\text{fixture}} = 0$		
-0.490308	-0.055465	v_initate o		
-0.436040	-0.048936	-0.000000	0.020000	
-0.381462	-0.042426	-0.000000	0.020000	
-0.327215	-0.036028			
		-0.000000	0.000000	
-0.271923	-0.029599	-0.000000	0.000000	
-0.217687	-0.023396	-0.000000	-0.040000	
-0.163106	-0.017283	-0.000000	0.040000	
-0.108831	-0.011353	-0.000000	0.040000	
-0.054366	-0.005563	-0.000000	-0.020000	
-0.000018	0.000000	-0.000000	-0.020000	
0.0542220.003	5334	-0.000000	0.040000	
0.1088910.01	0434	-0.000000	0.020000	
0.1630190.01	5155	-0.000000	0.060000	
0.2176010.019	9604	-0.000000	0.020000	
0.2718630.023	3658	-0.000000	0.000000	
0.3268110.02	7358	-0.000000	0.020000	
0.3814100.03	0605	-0.000000	0.020000	
0.4356730.03		-0.000000	0.000000	
0.4902700.03		-0.000000	-0.020000	
0.5445270.03		-0.000000	0.060000	
0.5991130.03		-0.000000	0.220000	
0.6532980.04		-0.000000	0.380000	
0.7079030.04		-0.000000	0.580000	
0.7621770.042		0.0000000.7200		
0.8167410.042		0.0000000.7200		
0.8710100.04		0.0000000.9600		
0.9262910.043		0.000001.0200		
0.9805350.04		0.0000001.0400		
1.0351400.044307		0.0000001.0600		
1.0893930.04			0.0000001.040000	
1.1439720.044767			0.0000000.940000	
1.1982380.044964		0.0000000.9200		
1.2528270.04	5144	0.0000000.8800	00	
1.3071150.045307		0.0000000.9000	00	
1.3618640.04	5457	0.0000000.8200	00	
1.4162510.04	5594	0.0000000.7600	00	
1.4709910.04	5723	0.0000000.8200	00	
1.5260590.04	5847	0.000000.7600	00	
1.5804600.04	5962	0.000000.7800		
1.6351870.04		0.0000000.7600		
1.6896120.046175			0.0000000.740000	
1.7443410.046274			0.0000000.740000	
1.7987360.04		0.0000000.7600		
1.7707500.040		0.000000.7000		

0.0000000.76000 0.0000000.78000 0.0000000.76000	0 0
0.000000.80000	
0.000000.78000	
0.0000000.80000	
0.000000.72000	
0.0000000.68000	
0.0000000.70000	0
[Falling Waveform	m]
$R_{fixture} = 50$	
$V_{fixture} = 0$	
-0.000000	0.740000
-0.000000	0.780000
-0.000000	0.780000
-0.000000	0.800000
-0.000000	0.760000
-0.000000	0.760000
-0.000000	0.760000
-0.000000	0.760000
-0.000000	0.760000
-0.000000	0.760000
-0.000000	0.740000
-0.000000	0.720000
-0.000000	0.740000
-0.000000	0.720000
-0.000000	0.720000
-0.000000	0.760000
-0.000000	0.780000
-0.000000	0.760000
-0.000000	0.620000
-0.000000	0.440000
-0.000000	0.240000
-0.000000	0.160000
-0.000000	0.020000
-0.000000	-0.060000
-0.000000	-0.160000
-0.000000	-0.160000
-0.000000	-0.220000
-0.000000	-0.280000
-0.000000	-0.220000
-0.000000	-0.200000
-0.000000	-0.140000
-0.000000	-0.100000
-0.000000	-0.020000
-0.000000	0.000000
-0.000000	0.060000
-0.000000	0.060000
-0.000000	0.060000
-0.000000	0.020000
-0.000000	0.080000
-0.000000	0.040000
-0.000000	0.040000
-0.000000	-0.020000
-0.000000	0.040000
-0.000000	0.000000

-0.000000 -0.000000	-0.040000
-0.000000	-0.020000
-0.000000	-0.020000
-0.000000	0.020000
-0.000000	0.040000
-0.000000	0.020000
[Rising Waveforn	1]
R_fixture = $50$	-
$V_{fixture} = 1.8$	
-0.000000	0.360000
-0.000000	0.440000
-0.000000	0.440000
-0.000000	0.480000
-0.000000	0.360000
-0.000000	0.360000
-0.000000	0.400000
-0.000000	0.440000
-0.000000	0.400000
-0.000000	0.400000
-0.000000	0.360000
-0.000000	0.400000
-0.000000	0.440000
-0.000000	0.360000
-0.000000	0.400000
-0.000000	0.480000
-0.000000	0.360000
-0.000000	0.320000
-0.000000	0.280000
-0.000000	0.400000
-0.000000	0.320000
-0.000000	0.320000
-0.000000	0.360000
-0.000000	0.360000
-0.000000	0.320000
-0.000000	0.360000
-0.000000	0.720000
0.0000001.32000	
0.0000001.56000	
0.0000001.80000	
0.0000002.12000	
0.0000002.16000	
0.0000002.24000	
0.0000002.32000	0
0.0000002.44000	0
0.0000002.44000	0
0.0000002.56000	0
0.000002.40000	0
0.0000002.16000	0
0.0000002.12000	
0.0000002.04000	
0.0000001.84000	
0.0000001.92000	
0.0000001.80000	
0.0000001.88000	
0.0000001.92000	
0.0000001.72000	0

0.0000001.8800 0.0000001.9200 0.0000001.9200 0.0000001.9200	)00 )00
[Falling Wavefor R_fixture = 50 V_fixture = 1.8	orm]
V_fixture = 1.8 -0.000000 -0.00000 -0.000000 -0.000000 -0.000000 -0.000	1.800000 1.880000 1.840000 1.760000 1.880000 1.920000 2.040000 1.880000 1.920000 1.720000 1.720000 1.720000 1.720000 1.800000 1.800000 1.880000 1.840000 1.840000 1.920000 1.920000 1.920000 1.920000 1.920000 1.920000 1.920000 1.920000 1.920000 1.920000 1.920000 1.920000 1.920000 0.280000 0.280000 0.280000 0.080000 0.080000 0.080000 0.080000 0.080000 0.080000 0.280000 0.080000 0.080000 0.080000 0.080000 0.080000 0.280000 0.080000 0.080000 0.080000 0.080000 0.080000 0.040000 0.080000 0.400000 0.4800
-0.000000 -0.000000 -0.000000	0.520000 0.440000 0.280000

-0.000000 -0.000000	0.320000 0.280000
[Ramp] dV/dt_r 360mV/ dV/dt_f 460mV/ R_load = 50	/820ps /1.22ns
[Model] sdo_2.5 Model_type 3-sta Vref= Rref= Cref= Vmeas= C_comp = 4.5pF	
 [Voltage Range] 2 [Power Clamp Ref [GND Clamp Ref [Pullup Reference [Pulldown Refere [Temperature Ran	eference] 2.5v Gerence] 0.00v e] 2.5v ence] 0.00v
[GND Clamp]	
[GND Clamp] -2.500000 -1.031177 -0.984009 -0.908062 -0.832797 -0.756546 -0.681415 -0.605528 -0.530032 -0.454151 -0.378593 -0.302618 -0.227065 -0.151196 -0.075971 0.0001510.00000 0.750190.00000 0.327240.00000 0.327240.00000 0.3786370.00000 0.4538610.00000 0.6053450.00000 0.6053450.00000 0.7564370.00000	0 0 0 0 0 0 0 0 0 0 0
0.7564370.00000 0.8323340.00000 0.9078930.00000 0.9837890.00000 1.0593810.00000 1.1352600.00000 1.2105000.00000 1.2864130.00000	0 0 0 0 0 0

1.3621570.000000
1.4382370.000000
1.5136600.000000
1.5897320.000000
1.6654830.000000
1.7415660.000000
1.8173110.000000
1.8933980.000000
1.9688110.000000
2.0448480.000000
2.1205930.000000
2.1966590.000000
2.2720640.000000
2.3481570.000000
2.4239190.000000
2.4999830.000000

### [Power Clamp]

### 2.5000000.000000

-0.076075	0.000000
-0.151475	0.000000
-0.227794	0.000000
-0.303067	0.000000
-0.379060	0.000005
-0.454649	0.000058
-0.530522	0.000366
-0.605750	0.001171
-0.681668	0.002669
-0.757316	0.005726
-0.833164	0.014045
-0.908369	0.025522
-2.500000	0.268415

## [Pullup]

5.000000-0.039285
2.964075-0.036750
2.898515-0.036668
2.833304-0.036649
2.767047-0.036632
2.701818-0.036613
2.636247-0.036589
2.570363-0.036562
2.505085-0.036532
2.439704-0.036498
2.373779-0.036458
2.308168-0.036416
2.242912-0.036369
2.177323-0.036317
2.111407-0.036259
2.046167-0.036195
1.980573-0.036123
1.914649-0.036044
1.849470-0.035958
1.783878-0.035861
1.717970-0.035751
1./1/9/0-0.055/51

1.652710-0.035	528
1.587144-0.0354	
1.521217-0.035	325
1.455615-0.035	138
1.390362-0.0349	918
1.324435-0.034	652
1.258865-0.034	331
1.193599-0.033	
1.127844-0.0334	456
1.061759-0.032	862
0.996383-0.032	150
0.930630-0.0312	294
0.864564-0.0302	273
0.799138-0.029	095
0.733397-0.027	734
0.667346-0.026	180
0.601598-0.024	445
0.536185-0.022	
0.470179-0.0204	
0.404443-0.018	
0.339036-0.015	
0.272953-0.0129	
0.207224-0.010	
0.141917-0.0069	
0.076116-0.003	
0.010054-0.000	
-0.055474	0.003168
-0.121252	0.006885
-0.187212	0.010728
-0.252832	0.014716
-0.318108	0.018813
-0.384051	0.021984
-2.500000	0.123748
[Pulldown]	
-2.500000	-0.358270

-0.358270
-0.099999
-0.093143
-0.083767
-0.074352
-0.064899
-0.055515
-0.046205
-0.036803
-0.027621
-0.018494
-0.009483
-0.000654
)
l
3
)
)
5
)
ļ
3

0.6502890.068750 0.7158850.072978 0.7818050.076653 0.8470420.079741 0.9126240.082329 0.9785470.084455 1.0441230.086153 1.1093860.087493 1.1752990.088556 1.2408610.089382 1.3061270.090027 1.3718970.090542 1.4379840.090954 1.5033810.091280 1.5691420.091543 1.6352070.091759 1.7006480.091931 1.7663750.092072 1.8324540.092186 1.8982050.092276 1.9636260.092344 2.0296420.092397 2.0953700.092432 2.1607820.092454 2.2268760.092468 2.2926260.092469 2.3580190.092459 2.4237860.092440 2.4898560.092414 2.5552730.092380 2.6210100.092340 2.6870650.092294 2.7526650.092242 2.8179230.092185 2.8838420.092129 2.9494270.092098 3.0146720.092202 3.0806060.092624 3.1462160.093506 5.000000.092624 [Rising Waveform]  $R_fixture = 50$  $V_fixture = 0$ 0.0000000.120000 0.0000000.080000 0.000000.000000 0.000000.080000 0.000000-0.040000 0.000000-0.040000 0.000000.000000 0.0000000.000000 0.000000.000000 0.000000-0.040000 0.000000.000000 0.000000.080000

0.0000000.040000

0.000000.000000 0.0000000.160000 0.0000000.560000 0.0000001.080000 0.0000001.360000 0.0000001.600000 0.0000001.800000 0.0000002.000000 0.0000002.120000 0.0000002.000000 0.0000001.920000 0.0000002.000000 0.0000001.920000 0.0000001.920000 0.0000001.880000 0.0000001.760000 0.0000001.800000 0.0000001.560000 0.0000001.520000 0.0000001.560000 0.0000001.520000 0.0000001.480000 0.0000001.400000 0.0000001.640000 0.0000001.640000 0.0000001.640000 0.0000001.600000 0.0000001.560000 0.0000001.640000 0.0000001.600000 0.0000001.520000 0.0000001.520000 0.0000001.480000 0.0000001.600000 0.0000001.520000 0.0000001.440000 0.0000001.400000 [Falling Waveform] R\_fixture = 50V fixture = 00.0000001.520000 0.0000001.680000 0.0000001.600000 0.0000001.600000 0.0000001.640000 0.0000001.680000 0.0000001.600000 0.0000001.640000 0.0000001.640000 0.0000001.640000 0.0000001.560000 0.0000001.600000 0.0000001.520000 0.0000001.520000 0.0000001.640000 0.0000001.680000

0 0000001 50000	
0.0000001.56000	0
0.0000001.56000	
0.0000001.68000	
0.0000001.64000	
0.0000001.48000	
0.0000001.48000	0
0.0000001.56000	0
0.0000001.56000	0
0.0000001.64000	0
0.0000001.40000	
0.0000001.12000	
0.0000000.76000	
0.0000000.48000	
0.0000000.12000	0
0.0000000.04000	0
0.000000-0.04000	00
0.000000-0.32000	
0.000000-0.36000	
0.000000-0.44000	
0.000000-0.40000	
0.000000-0.48000	
0.000000-0.24000	00
0.000000-0.12000	
0.000000-0.28000	00
0.000000-0.24000	
0.000000-0.04000	
0.000000-0.04000	
0.0000000.08000	
0.0000000.16000	
0.000000.08000	
0.0000000.12000	
0.0000000.120000	
0.000000-0.04000	
	00
0.000000-0.04000	00
0.000000-0.04000	00
0.000000-0.04000	00 D
0.000000-0.04000 0.0000000.000000 [Rising Waveform	00 D
0.000000-0.04000 0.0000000.000000 [Rising Waveform R_fixture = 50	00 D
0.000000-0.04000 0.0000000.000000 [Rising Waveform	00 D
0.000000-0.04000 0.0000000.000000 [Rising Waveform R_fixture = 50	00 D
0.000000-0.04000 0.0000000.000000 [Rising Waveform R_fixture = 50 V_fixture = 1.8 -0.000000	00 0 1] 0.320000
0.000000-0.04000 0.0000000.000000 [Rising Waveform R_fixture = 50 V_fixture = 1.8	90 0 1]
0.000000-0.04000 0.0000000.000000 [Rising Waveform R_fixture = 50 V_fixture = 1.8 -0.000000	00 0 1] 0.320000
0.000000-0.04000 0.0000000.000000 [Rising Waveform R_fixture = 50 V_fixture = 1.8 -0.000000 -0.000000 -0.000000	00 0 1] 0.320000 0.360000 0.400000
0.000000-0.04000 0.0000000.000000 [Rising Waveform R_fixture = 50 V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000	00 0 1] 0.320000 0.360000 0.400000 0.440000
0.000000-0.04000 0.0000000.000000 [Rising Waveform R_fixture = 50 V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	00 0 1] 0.320000 0.360000 0.400000 0.440000 0.320000
0.000000-0.04000 0.0000000.000000 [Rising Waveform R_fixture = 50 V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	00 0 1] 0.320000 0.360000 0.400000 0.440000 0.320000 0.360000
0.000000-0.04000 0.0000000.000000 [Rising Waveform R_fixture = 50 V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	00 0 1] 0.320000 0.360000 0.400000 0.440000 0.320000 0.360000 0.360000
0.000000-0.04000 0.0000000.000000 R_fixture = 50 V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	00 0 1] 0.320000 0.360000 0.400000 0.400000 0.320000 0.360000 0.360000 0.360000
0.000000-0.04000 0.0000000.000000 R_fixture = 50 V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	00 0 0 0 0 0 0 0 0 0 0 0 0
0.000000-0.04000 0.0000000.000000 R_fixture = 50 V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	00 0 1] 0.320000 0.360000 0.400000 0.400000 0.320000 0.360000 0.360000 0.360000
0.000000-0.04000 0.0000000.000000 R_fixture = 50 V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	00 0 0 0 0 0 0 0 0 0 0 0 0
0.000000-0.04000 0.0000000.000000 R_fixture = 50 V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	00 0 0 1] 0.320000 0.360000 0.400000 0.360000 0.360000 0.360000 0.440000 0.440000 0.400000 0.400000 0.360000
0.000000-0.04000 0.0000000.000000 R_fixture = 50 V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	00 0 0 1] 0.320000 0.360000 0.400000 0.360000 0.360000 0.360000 0.440000 0.440000 0.360000 0.400000 0.360000 0.320000 0.360000 0.320000 0.320000 0.360000 0.3200000 0.3200000 0.3200000000000000000000000000000000000
0.000000-0.04000 0.0000000.000000 R_fixture = 50 V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	00 0 0 0 0 0 0 0 0 0 0 0 0
0.000000-0.04000 0.0000000.000000 R_fixture = 50 V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	00 0 0 0 0 0 0 0 0 0 0 0 0
0.000000-0.04000 0.0000000.000000 R_fixture = 50 V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	00 0 0 0 1] 0.320000 0.360000 0.400000 0.360000 0.360000 0.360000 0.360000 0.360000 0.360000 0.360000 0.320000 0.360000 0.320000 0.320000
0.000000-0.04000 0.0000000.000000 R_fixture = 50 V_fixture = 1.8 -0.000000	00 0 0 0 0 0 0 0 0 0 0 0 0
0.000000-0.04000 0.0000000.000000 R_fixture = 50 V_fixture = 1.8 -0.000000	00 0 0 0 0 0 0 0 0 0 0 0 0
0.000000-0.04000 0.0000000.000000 R_fixture = 50 V_fixture = 1.8 -0.000000	00 0 0 0 0 0 0 0 0 0 0 0 0
0.000000-0.04000 0.0000000.000000 R_fixture = 50 V_fixture = 1.8 -0.000000	00 0 0 0 0 0 0 0 0 0 0 0 0

0.0000002.360000
0.0000002.680000
0.0000002.920000
0.0000003.040000
0.0000003.080000
0.0000003.240000
0.0000003.320000
0.0000003.240000
0.0000003.320000
0.0000003.200000
0.0000003.040000
0.0000002.880000
0.0000002.520000
0.0000002.480000
0.0000002.440000
0.0000002.440000
0.0000002.400000
0.0000002.520000
0.0000002.520000
0.0000002.440000
0.0000002.440000
0.0000002.520000
0.0000002.520000
0.0000002.640000
0.0000002.600000
0.0000002.520000
0.0000002.520000
0.0000002.400000
0.0000002.280000
0.0000002.520000
0.0000002.560000
0.0000002.560000
0.0000002.560000 0.0000002.520000
0.0000002.560000 0.0000002.520000 [Falling Waveform]
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50
0.0000002.560000 0.0000002.520000 [Falling Waveform]
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.520000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.520000 0.0000002.560000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.520000 0.0000002.520000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.520000 0.0000002.520000 0.0000002.520000 0.0000002.520000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.520000 0.0000002.520000 0.0000002.560000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.520000 0.0000002.560000 0.0000002.560000 0.0000002.560000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.520000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.520000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.600000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.640000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.600000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.640000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.600000 0.0000002.640000 0.0000002.640000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.600000 0.0000002.640000 0.0000002.640000 0.0000002.600000 0.0000002.880000
0.0000002.560000 0.0000002.520000 R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.600000 0.0000002.640000 0.0000002.640000 0.0000002.640000 0.0000002.640000 0.0000002.880000 0.0000002.880000 0.0000002.880000 0.0000002.880000 0.0000002.880000 0.0000002.880000
0.0000002.560000 0.0000002.520000 [Falling Waveform] R_fixture = 50 V_fixture = 1.8 0.0000002.480000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.560000 0.0000002.600000 0.0000002.640000 0.0000002.640000 0.0000002.600000 0.0000002.880000

0.0000000.400000 0.0000000.200000 0.000000-0.040000 0.000000-0.240000 0.000000-0.280000 0.000000-0.440000 0.000000-0.400000 0.000000-0.360000 0.000000-0.240000 0.000000-0.040000 0.000000.0800000.0000000.400000 0.0000000.520000 0.0000000.560000 0.0000000.640000 0.0000000.600000 0.000000.4800000.0000000.520000 0.0000000.440000 0.0000000.440000 0.0000000.400000 0.0000000.320000 0.0000000.280000 0.0000000.320000 0.0000000.480000 0.0000000.440000 0.000000.400000 0.0000000.520000 0.0000000.560000 0.000000.480000[Ramp] dV/dt\_r 920mV/740ps dV/dt\_f 920mV/1.24ns  $R_{load} = 50$ [Model] sdo\_3.3v Model\_type 3-state Vref= Rref= Cref= Vmeas=  $C_{comp} = 4.5 pF$ [Voltage Range] 3.3v [Power Clamp Reference] 3.3v [GND Clamp Reference] 0.00v [Pullup Reference] 3.3v [Pulldown Reference] 0.00v [Temperature Range] 25

### [GND Clamp]

-3.300000	-0.973220
-1.025145	-0.099999
-0.998980	-0.089955
-0.899068	-0.052176
-0.799144	-0.021580

-0.699404 -0.599529 -0.499361 -0.399675 -0.299624 -0.199771 -0.099937 -0.000031 0.0999820.0000 0.1998570.0000 0.2997290.0000 0.3996130.0000 0.4994960.0000 0.5993540.0000 3.3000000.0000	00 00 00 00 00
[Power Clamp]	
3.300000-0.000	000
-0.099236	0.000000
-0.199125	0.000000
-0.299001	0.000000
-0.399328	0.000006
-0.499130	0.000138
-0.599133	0.000916
-0.698929	0.002786
-0.799066	0.007741
-0.899072	0.022770
-3.300000	0.383572
[Pullup]	
-	0 083078
10.000000	-0.083978
10.000000 3.794428-0.064	523
10.000000 3.794428-0.064 3.713550-0.064	523 269
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064	523 269 229
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064	523 269 229 205
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064	523 269 229 205
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064 3.471246-0.064 3.391039-0.064	523 269 229 205 180 152
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064 3.471246-0.064	523 269 229 205 180 152
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064 3.471246-0.064 3.391039-0.064	523 269 229 205 180 152 118
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064 3.471246-0.064 3.391039-0.064 3.310117-0.064 3.229705-0.064	523 269 229 205 180 152 118 081
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064 3.471246-0.064 3.391039-0.064 3.310117-0.064 3.229705-0.064 3.148787-0.064	523 269 229 205 180 152 118 081 038
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064 3.471246-0.064 3.391039-0.064 3.310117-0.064 3.229705-0.064 3.148787-0.064 3.067910-0.063	523 269 229 205 180 152 118 081 038 990
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064 3.471246-0.064 3.391039-0.064 3.310117-0.064 3.229705-0.064 3.148787-0.064 3.067910-0.063 2.987353-0.063	523 269 229 205 180 152 118 081 038 990 990 9936
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064 3.391039-0.064 3.310117-0.064 3.229705-0.064 3.148787-0.064 3.067910-0.063 2.987353-0.063 2.906441-0.063	523 269 229 205 180 152 118 081 038 990 936 874
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064 3.391039-0.064 3.310117-0.064 3.229705-0.064 3.148787-0.064 3.067910-0.063 2.987353-0.063 2.906441-0.063 2.826217-0.063	523 269 229 205 180 152 118 081 038 990 936 874 805
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064 3.391039-0.064 3.310117-0.064 3.229705-0.064 3.148787-0.064 3.067910-0.063 2.987353-0.063 2.906441-0.063 2.826217-0.063 2.745307-0.063	523 269 229 205 180 152 118 081 038 990 936 874 805 726
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064 3.391039-0.064 3.310117-0.064 3.229705-0.064 3.148787-0.064 3.067910-0.063 2.987353-0.063 2.906441-0.063 2.826217-0.063 2.745307-0.063 2.664491-0.063	523 269 229 205 180 152 118 081 038 990 936 874 805 726 636
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064 3.391039-0.064 3.310117-0.064 3.229705-0.064 3.148787-0.063 2.987353-0.063 2.906441-0.063 2.826217-0.063 2.745307-0.063 2.664491-0.063 2.583908-0.063	523 269 229 205 180 152 118 081 038 990 936 874 805 726 636 533
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064 3.391039-0.064 3.310117-0.064 3.229705-0.064 3.148787-0.064 3.067910-0.063 2.987353-0.063 2.906441-0.063 2.826217-0.063 2.745307-0.063 2.583908-0.063 2.503017-0.063	523 269 229 205 180 152 118 081 038 990 936 874 805 726 636 533 414
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064 3.391039-0.064 3.310117-0.064 3.229705-0.064 3.148787-0.063 2.987353-0.063 2.906441-0.063 2.826217-0.063 2.745307-0.063 2.664491-0.063 2.583908-0.063	523 269 229 205 180 152 118 081 038 990 936 874 805 726 636 533 414
10.000000 3.794428-0.064 3.713550-0.064 3.633340-0.064 3.552128-0.064 3.391039-0.064 3.310117-0.064 3.229705-0.064 3.148787-0.064 3.067910-0.063 2.987353-0.063 2.906441-0.063 2.826217-0.063 2.745307-0.063 2.583908-0.063 2.503017-0.063	523 269 229 205 180 152 118 038 990 936 874 805 726 636 533 414 278
$\begin{array}{c} 10.000000\\ 3.794428 \cdot 0.064\\ 3.713550 \cdot 0.064\\ 3.633340 \cdot 0.064\\ 3.552128 \cdot 0.064\\ 3.552128 \cdot 0.064\\ 3.471246 \cdot 0.064\\ 3.391039 \cdot 0.064\\ 3.310117 \cdot 0.064\\ 3.229705 \cdot 0.064\\ 3.148787 \cdot 0.063\\ 2.987353 \cdot 0.063\\ 2.906441 \cdot 0.063\\ 2.826217 \cdot 0.063\\ 2.664491 \cdot 0.063\\ 2.583908 \cdot 0.063\\ 2.503017 \cdot 0.063\\ 2.503017 \cdot 0.063\\ 2.422112 \cdot 0.063\\ 2.341557 \cdot 0.063\\ \end{array}$	523 269 229 205 180 152 118 038 990 936 874 805 726 636 533 414 278 121
$\begin{array}{c} 10.000000\\ 3.794428 \cdot 0.064\\ 3.713550 \cdot 0.064\\ 3.633340 \cdot 0.064\\ 3.552128 \cdot 0.064\\ 3.552128 \cdot 0.064\\ 3.471246 \cdot 0.064\\ 3.391039 \cdot 0.064\\ 3.310117 \cdot 0.064\\ 3.229705 \cdot 0.064\\ 3.148787 \cdot 0.063\\ 2.987353 \cdot 0.063\\ 2.906441 \cdot 0.063\\ 2.826217 \cdot 0.063\\ 2.664491 \cdot 0.063\\ 2.583908 \cdot 0.063\\ 2.503017 \cdot 0.063\\ 2.503017 \cdot 0.063\\ 2.422112 \cdot 0.063\\ 2.341557 \cdot 0.063\\ 2.260642 \cdot 0.062\\ \end{array}$	523 269 229 205 180 152 118 038 990 936 874 805 726 636 533 414 278 121 937
$\begin{array}{c} 10.000000\\ 3.794428 \cdot 0.064\\ 3.713550 \cdot 0.064\\ 3.633340 \cdot 0.064\\ 3.552128 \cdot 0.064\\ 3.552128 \cdot 0.064\\ 3.471246 \cdot 0.064\\ 3.391039 \cdot 0.064\\ 3.310117 \cdot 0.064\\ 3.229705 \cdot 0.064\\ 3.148787 \cdot 0.063\\ 2.987353 \cdot 0.063\\ 2.906441 \cdot 0.063\\ 2.826217 \cdot 0.063\\ 2.664491 \cdot 0.063\\ 2.583908 \cdot 0.063\\ 2.503017 \cdot 0.063\\ 2.503017 \cdot 0.063\\ 2.422112 \cdot 0.063\\ 2.422112 \cdot 0.063\\ 2.341557 \cdot 0.063\\ 2.260642 \cdot 0.062\\ 2.180390 \cdot 0.062\\ \end{array}$	523 269 229 205 180 152 118 038 990 936 874 805 726 636 533 414 278 121 937 725
$\begin{array}{c} 10.000000\\ 3.794428 \cdot 0.064\\ 3.713550 \cdot 0.064\\ 3.633340 \cdot 0.064\\ 3.552128 \cdot 0.064\\ 3.552128 \cdot 0.064\\ 3.471246 \cdot 0.064\\ 3.391039 \cdot 0.064\\ 3.310117 \cdot 0.064\\ 3.229705 \cdot 0.064\\ 3.148787 \cdot 0.063\\ 2.987353 \cdot 0.063\\ 2.906441 \cdot 0.063\\ 2.826217 \cdot 0.063\\ 2.745307 \cdot 0.063\\ 2.664491 \cdot 0.063\\ 2.583908 \cdot 0.063\\ 2.503017 \cdot 0.063\\ 2.422112 \cdot 0.063\\ 2.422112 \cdot 0.063\\ 2.341557 \cdot 0.063\\ 2.260642 \cdot 0.062\\ 2.180390 \cdot 0.062\\ 2.099515 \cdot 0.062\\ \end{array}$	523 269 229 205 180 152 118 038 990 936 874 805 726 636 533 414 278 121 937 725 473
$\begin{array}{c} 10.000000\\ 3.794428 \cdot 0.064\\ 3.713550 \cdot 0.064\\ 3.633340 \cdot 0.064\\ 3.552128 \cdot 0.064\\ 3.552128 \cdot 0.064\\ 3.471246 \cdot 0.064\\ 3.391039 \cdot 0.064\\ 3.310117 \cdot 0.064\\ 3.229705 \cdot 0.064\\ 3.148787 \cdot 0.063\\ 2.987353 \cdot 0.063\\ 2.906441 \cdot 0.063\\ 2.826217 \cdot 0.063\\ 2.664491 \cdot 0.063\\ 2.583908 \cdot 0.063\\ 2.503017 \cdot 0.063\\ 2.503017 \cdot 0.063\\ 2.422112 \cdot 0.063\\ 2.422112 \cdot 0.063\\ 2.341557 \cdot 0.063\\ 2.260642 \cdot 0.062\\ 2.180390 \cdot 0.062\\ \end{array}$	523 269 229 205 180 152 118 038 990 936 874 805 726 636 533 414 278 121 937 725 473 175

1.856796-0.06139 1.775698-0.06086 1.695275-0.06024 1.614185-0.05949 1.533454-0.05859 1.452366-0.05753 1.371274-0.05629 1.290583-0.05485 1.209492-0.05320 1.29083-0.05134 1.047978-0.04923 0.966886-0.04688 0.886127-0.04429 0.805042-0.04143 0.723954-0.03832 0.643532-0.03498 0.562227-0.03135 0.481978-0.02751 0.401046-0.02340 0.320119-0.01904 0.239526-0.01446 0.158750-0.00964 0.078422-0.00462	59 46 92 99 37 93 58 96 46 35 31 90 36 25 37 54 19 94 44 54 44 54 44 21
-0.002655	0.000658
-0.083501	0.006138
-0.164001 -0.244908	0.011763 0.017603
-0.325845	0.022328
-5.000000	0.295196
-5.000000	0.275170
[Pulldown]	
[Pulldown] -3.300000	-0.503360
	-0.503360 -0.146226
-3.300000	
-3.300000 -0.998595 -0.907745 -0.816878	-0.146226 -0.132128 -0.119461
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379	-0.146226 -0.132128 -0.119461 -0.106819
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278 -0.272034	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735 -0.040977
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278 -0.272034 -0.181825	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735 -0.040977 -0.027331
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278 -0.272034	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735 -0.040977
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278 -0.272034 -0.181825 -0.090932	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735 -0.040977 -0.027331 -0.013602 -0.000000
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278 -0.272034 -0.181825 -0.090932 -0.000452	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735 -0.040977 -0.027331 -0.013602 -0.000000 5
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278 -0.272034 -0.181825 -0.090932 -0.000452 0.0910170.01368 0.1819270.027000 0.2721610.03981	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735 -0.040977 -0.027331 -0.013602 -0.000000 5 0 4
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278 -0.272034 -0.181825 -0.090932 -0.000452 0.0910170.01368 0.1819270.027000 0.2721610.03981 0.3631040.052222	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735 -0.040977 -0.027331 -0.013602 -0.000000 5 0 4 2
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278 -0.272034 -0.181825 -0.090932 -0.000452 0.0910170.01368 0.1819270.027000 0.2721610.03981 0.3631040.05222 0.4539710.06402	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735 -0.040977 -0.027331 -0.013602 -0.000000 5 0 4 2 2
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278 -0.272034 -0.181825 -0.090932 -0.000452 0.0910170.01368 0.1819270.027000 0.2721610.03981 -0.3631040.052222 0.4539710.064022 0.5449000.07512	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735 -0.040977 -0.027331 -0.013602 -0.000000 5 0 4 2 2 7
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278 -0.272034 -0.181825 -0.090932 -0.000452 0.0910170.013683 0.1819270.027000 0.2721610.03981 0.3631040.052222 0.4539710.064022 0.5449000.075122 0.6357150.085433	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735 -0.040977 -0.027331 -0.013602 -0.000000 5 0 4 2 2 7 8
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278 -0.272034 -0.181825 -0.090932 -0.000452 0.0910170.01368 0.1819270.027000 0.2721610.03981 -0.3631040.05222 0.4539710.06402 0.5449000.07512 0.6357150.08543 0.7266480.09490	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735 -0.040977 -0.027331 -0.013602 -0.000000 5 0 4 2 2 7 8 7
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278 -0.272034 -0.181825 -0.090932 -0.000452 0.0910170.01368 0.1819270.027000 0.2721610.03981 -0.3631040.052222 0.4539710.064022 0.4539710.064022 0.5449000.075122 0.6357150.08543 0.7266480.09490 0.8172010.103422	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735 -0.040977 -0.027331 -0.013602 -0.000000 5 0 4 2 2 7 8 7 9
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278 -0.272034 -0.181825 -0.090932 -0.000452 0.0910170.01368 0.1819270.027000 0.2721610.03981 0.3631040.052222 0.4539710.064022 0.4539710.064022 0.45397150.085433 0.7266480.09490 0.8172010.103422 0.9077640.111220	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735 -0.040977 -0.027331 -0.013602 -0.000000 5 0 4 2 2 7 8 7 9 0
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278 -0.272034 -0.181825 -0.090932 -0.000452 0.0910170.01368 0.1819270.027000 0.2721610.03981 -0.3631040.052222 0.4539710.064022 0.4539710.064022 0.5449000.075122 0.6357150.08543 0.7266480.09490 0.8172010.103422	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735 -0.040977 -0.027331 -0.013602 -0.000000 5 0 4 2 2 7 8 7 9 0 1
-3.300000 -0.998595 -0.907745 -0.816878 -0.726379 -0.635849 -0.545045 -0.454160 -0.363278 -0.272034 -0.181825 -0.090932 -0.000452 0.0910170.013688 0.1819270.027000 0.2721610.03981 0.3631040.052222 0.4539710.064022 0.4539710.064022 0.5449000.07512 0.6357150.085433 0.7266480.09490 0.8172010.103422 0.997640.111224 0.9986460.11789	-0.146226 -0.132128 -0.119461 -0.106819 -0.095083 -0.081791 -0.068332 -0.054735 -0.040977 -0.027331 -0.013602 -0.000000 5 0 4 2 2 7 8 7 9 0 1 3

0 000000 280000
0.0000002.280000
0.0000002.720000
0.0000003.000000
0.0000003.120000
0.0000003.160000
0.0000003.120000
0.0000003.040000
0.0000002.920000
0.0000002.800000
0.0000002.760000
0.0000002.760000
0.0000002.560000
0.0000002.440000
0.0000002.440000
0.0000002.400000
0.0000002.400000
0.0000002.400000
0.0000002.400000
0.0000002.520000
0.0000002.560000
0.0000002.360000
0.0000002.320000
0.0000002.320000
0.0000002.360000
0.0000002.280000
0.0000002.400000
0.0000002.440000
0.0000002.400000
0.0000002.400000
[Ealling Waysform]
[Falling Waveform] R_fixture = 50 V_fixture = 0
$R_{fixture} = 50$ $V_{fixture} = 0$
$R_{fixture} = 50$ $V_{fixture} = 0$
R_fixture = 50 V_fixture = 0 0.0000002.400000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.400000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.400000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.400000 0.0000002.440000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.400000 0.0000002.440000 0.0000002.400000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.400000 0.0000002.440000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.400000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.280000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.280000 0.0000002.320000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.400000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.280000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.320000 0.0000002.440000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.280000 0.0000002.320000 0.0000002.440000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.320000 0.0000002.440000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.320000 0.0000002.440000 0.0000002.440000 0.0000002.400000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.320000 0.0000002.440000 0.0000002.400000 0.0000002.400000 0.0000002.400000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.320000 0.0000002.440000 0.0000002.400000 0.0000002.400000 0.0000002.400000 0.0000002.400000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.320000 0.0000002.440000 0.0000002.400000 0.0000002.400000 0.0000002.400000 0.0000002.400000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.320000 0.0000002.400000 0.0000002.400000 0.0000002.400000 0.0000002.400000 0.0000002.400000 0.0000002.320000
$\begin{array}{l} R_fixture = 50 \\ V_fixture = 0 \\ \end{array} \\ \begin{array}{l} 0.0000002.400000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.280000 \\ 0.0000002.320000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.320000 \\ 0.0000002.320000 \\ 0.0000002.320000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.320000 \\ 0.0000002.400000 \\ 0.0000000000 \\ 0.0000000000 \\ 0.00000000$
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.320000 0.0000002.400000 0.0000002.400000 0.0000002.400000 0.0000002.400000 0.0000002.400000 0.0000002.320000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.440000 0.0000002.440000 0.0000002.400000 0.0000002.400000 0.0000002.320000 0.0000002.400000 0.0000002.400000 0.0000002.400000 0.0000002.320000 0.0000002.320000 0.0000002.320000 0.0000002.400000 0.0000002.320000
R_fixture = 50 V_fixture = 0 0.0000002.400000 0.0000002.440000 0.0000002.440000 0.0000002.400000 0.0000002.400000 0.0000002.400000 0.0000002.320000 0.0000002.400000 0.0000002.400000 0.0000002.400000 0.0000002.360000 0.0000002.520000 0.0000002.520000 0.0000002.360000
$\begin{array}{l} R_fixture = 50 \\ V_fixture = 0 \\ \\ 0.0000002.400000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.280000 \\ 0.0000002.320000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.320000 \\ 0.0000000000 \\ 0.0000000000 \\ 0.00000000$
$\begin{array}{l} R_fixture = 50 \\ V_fixture = 0 \\ \\ 0.0000002.400000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.280000 \\ 0.0000002.320000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.320000 \\ 0.0000000000 \\ 0.0000000000 \\ 0.00000000$
$\begin{array}{l} R_fixture = 50 \\ V_fixture = 0 \\ \\ 0.0000002.400000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.320000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.360000 \\ 0.0000002.520000 \\ 0.0000002.360000 \\ 0.00000000000 \\ 0.0000000000 \\ 0.00000000$
$\begin{array}{l} R_fixture = 50 \\ V_fixture = 0 \\ \\ 0.0000002.400000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.320000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.360000 \\ 0.0000002.320000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.400000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.360000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.00000000000 \\ 0.0000000000 \\ 0.00000000$
$\begin{array}{l} R_fixture = 50 \\ V_fixture = 0 \\ \\ 0.0000002.400000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.320000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.360000 \\ 0.0000002.520000 \\ 0.0000002.360000 \\ 0.00000000000 \\ 0.0000000000 \\ 0.00000000$
$\begin{array}{l} R_fixture = 50 \\ V_fixture = 0 \\ \\ 0.0000002.400000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.320000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.400000 \\ 0.00000000000 \\ 0.000000000000$
$\begin{array}{l} R_fixture = 50 \\ V_fixture = 0 \\ \\ 0.0000002.400000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.400000 \\ 0.000000000000 \\ 0.00000000000$
$\begin{array}{l} R_fixture = 50 \\ V_fixture = 0 \\ \hline \\ 0.0000002.400000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.400000 \\ 0.00000000000 \\ 0.0000002.400000 \\ 0.0000000000000 \\ 0.0000000000$
$\begin{array}{l} R_fixture = 50 \\ V_fixture = 0 \\ \hline \\ 0.0000002.400000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.400000 \\ 0.00000000000 \\ 0.0000002.400000 \\ 0.0000000000000 \\ 0.0000000000$
$\begin{array}{l} R_fixture = 50 \\ V_fixture = 0 \\ \\ 0.0000002.400000 \\ 0.0000002.440000 \\ 0.0000002.440000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.400000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.360000 \\ 0.0000002.400000 \\ 0.00000000000 \\ 0.0000000000 \\ 0.00000000$

0.0000000.40000	0
0.0000000.24000	
0.000000-0.2000	
0.000000-0.52000	
0.000000-0.72000	
0.000000-0.80000	
0.000000-0.72000	00
0.000000-0.68000	
0.000000-0.44000	
0.000000-0.36000	
0.000000-0.28000	
0.000000-0.16000	
0.000000-0.04000	00
0.0000000.00000	0
0.0000000.04000	
0.0000000.12000	
0.0000000.08000	
0.0000000.08000	
0.0000000.08000	0
0.000000-0.04000	00
0.000000-0.12000	00
0.000000-0.12000	
0.000000-0.04000	
0.000000-0.04000	
0.000000-0.12000	
0.000000-0.12000	00
[Rising Waveform	n
R_fixture = 50 V_fixture = 1.8	-
	-
V_fixture = 1.8	
V_fixture = 1.8 -0.000000	0.480000
V_fixture = 1.8 -0.000000 -0.000000	0.480000 0.480000
V_fixture = 1.8 -0.000000 -0.000000 -0.000000	0.480000 0.480000 0.400000
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000	0.480000 0.480000 0.400000 0.480000
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	0.480000 0.480000 0.400000 0.480000 0.720000
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	0.480000 0.480000 0.400000 0.480000 0.720000 0.320000
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	0.480000 0.480000 0.400000 0.480000 0.720000 0.320000 0.240000
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	0.480000 0.480000 0.400000 0.480000 0.720000 0.320000
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	0.480000 0.480000 0.400000 0.480000 0.720000 0.320000 0.240000 0.480000
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	0.480000 0.480000 0.400000 0.480000 0.720000 0.320000 0.240000 0.240000
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	0.480000 0.480000 0.400000 0.480000 0.720000 0.320000 0.240000 0.240000 0.240000
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	0.480000 0.480000 0.400000 0.720000 0.320000 0.240000 0.240000 0.240000 0.240000 0.240000
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	0.480000 0.480000 0.400000 0.720000 0.320000 0.240000 0.240000 0.240000 0.240000 0.640000
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	0.480000 0.480000 0.400000 0.720000 0.320000 0.240000 0.240000 0.240000 0.240000 0.640000 1.440000
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 0.0000002.40000	0.480000 0.480000 0.480000 0.720000 0.320000 0.240000 0.240000 0.240000 0.640000 0.640000 1.440000 0
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000	0.480000 0.480000 0.480000 0.720000 0.320000 0.240000 0.240000 0.240000 0.640000 0.640000 1.440000 0
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 0.0000002.40000	0.480000 0.480000 0.400000 0.720000 0.320000 0.240000 0.240000 0.240000 0.640000 0.640000 1.440000 0 0
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 0.0000002.40000 0.0000002.80000	0.480000 0.480000 0.480000 0.720000 0.320000 0.240000 0.240000 0.240000 0.240000 0.640000 0.640000 1.440000 0 0
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 0.0000002.40000 0.0000002.80000 0.0000003.60000 0.0000003.84000	0.480000 0.480000 0.400000 0.720000 0.240000 0.240000 0.240000 0.240000 0.640000 0.640000 1.440000 0 0 0 0
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 0.0000002.40000 0.0000003.60000 0.0000003.84000 0.0000004.00000	0.480000 0.480000 0.400000 0.720000 0.240000 0.240000 0.240000 0.240000 0.640000 0.640000 1.440000 0 0 0 0 0
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 0.0000002.40000 0.0000002.80000 0.0000003.60000 0.0000003.84000 0.0000004.16000	0.480000 0.480000 0.400000 0.480000 0.720000 0.320000 0.240000 0.240000 0.240000 0.240000 0.640000 1.440000 0 0 0 0 0 0 0 0 0
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 0.0000002.40000 0.0000002.80000 0.0000003.60000 0.0000003.84000 0.0000004.16000	0.480000 0.480000 0.480000 0.720000 0.320000 0.240000 0.240000 0.240000 0.240000 0.640000 1.440000 0 0 0 0 0 0 0 0 0 0 0 0 0
V_fixture = 1.8 -0.000000 -0.000000 -0.00000 -0.00000 -0.000000 -0.000000 -0.000000 -00	0.480000 0.480000 0.480000 0.720000 0.320000 0.240000 0.240000 0.240000 0.240000 0.640000 0.640000 1.440000 0 0 0 0 0 0 0 0 0 0
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 0.0000002.80000 0.0000003.60000 0.0000003.84000 0.0000004.16000 0.0000004.48000	0.480000 0.480000 0.480000 0.720000 0.320000 0.240000 0.240000 0.240000 0.240000 0.640000 0.640000 1.440000 0 0 0 0 0 0 0 0 0 0 0 0
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 0.0000002.40000 0.0000002.80000 0.0000003.84000 0.0000004.16000 0.0000004.48000 0.0000004.48000	0.480000 0.480000 0.480000 0.720000 0.320000 0.240000 0.240000 0.240000 0.640000 0.640000 1.440000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 0.0000002.40000 0.0000002.80000 0.0000003.60000 0.0000004.16000 0.0000004.16000 0.0000004.48000 0.0000004.48000 0.0000004.48000	0.480000 0.480000 0.480000 0.720000 0.320000 0.240000 0.240000 0.240000 0.640000 0.640000 1.440000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 0.0000002.40000 0.0000002.80000 0.0000003.84000 0.0000004.16000 0.0000004.48000 0.0000004.48000	0.480000 0.480000 0.480000 0.720000 0.320000 0.240000 0.240000 0.240000 0.640000 0.640000 1.440000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 0.0000002.40000 0.0000002.80000 0.0000003.60000 0.0000004.16000 0.0000004.16000 0.0000004.48000 0.0000004.48000 0.0000004.48000	0.480000 0.480000 0.480000 0.480000 0.720000 0.240000 0.240000 0.240000 0.640000 0.640000 1.440000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
V_fixture = 1.8 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 -0.000000 0.0000002.40000 0.0000004.16000 0.0000004.16000 0.0000004.16000 0.0000004.16000 0.0000004.16000	0.480000 0.480000 0.480000 0.480000 0.720000 0.240000 0.240000 0.240000 0.640000 0.640000 1.440000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

0.0000003.360000
0.0000003.300000
0.0000003.280000
0.0000003.040000
0.0000003.120000
0.0000003.120000
0.0000003.200000
0.0000003.200000
0.0000003.200000
0.0000003.280000
0.0000003.440000
0.0000003.440000
0.0000003.360000
0.0000003.280000
0.0000003.360000
0.0000003.360000
0.0000003.280000
0.0000003.360000
0.0000003.520000
0.0000003.280000
0.0000003.040000
0.0000003.360000
0.0000003.200000
0.0000003.200000
[Falling Waveform]
$R_{fixture} = 50$
$V_{fixture} = 1.8$
·_initiale 1.6
0.0000003.280000
0.0000003.280000
0.0000003.360000
0.0000003.360000 0.0000003.440000
0.0000003.360000 0.0000003.440000 0.0000003.200000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.360000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.360000 0.0000003.200000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.360000 0.0000003.200000 0.0000003.280000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.360000 0.0000003.200000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.360000 0.0000003.200000 0.0000003.280000 0.0000003.280000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.360000 0.0000003.200000 0.0000003.280000 0.0000003.280000 0.0000003.200000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.360000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.440000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.360000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.440000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.360000 0.0000003.200000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.440000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.360000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.440000 0.0000003.440000 0.0000003.360000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.360000 0.0000003.200000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.440000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.360000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.440000 0.0000003.360000 0.0000003.600000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.360000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.440000 0.0000003.60000 0.0000003.600000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.360000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.440000 0.0000003.360000 0.0000003.600000 0.0000003.600000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.360000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.440000 0.0000003.360000 0.0000003.600000 0.0000003.600000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.200000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.440000 0.0000003.360000 0.0000003.600000 0.0000003.60000 0.0000003.280000
0.000003.360000 0.000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.360000 0.000003.200000 0.000003.280000 0.000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.440000 0.0000003.360000 0.0000003.600000 0.0000003.360000 0.0000003.280000 0.0000003.280000 0.0000003.280000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.520000 0.0000003.200000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.440000 0.0000003.360000 0.0000003.600000 0.0000003.60000 0.0000003.280000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.200000 0.0000003.280000 0.0000003.280000 0.0000003.440000 0.0000003.440000 0.0000003.600000 0.0000003.600000 0.0000003.600000 0.0000003.280000 0.0000003.280000 0.0000003.220000
0.0000003.360000 0.0000003.440000 0.0000003.200000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.200000 0.0000003.280000 0.0000003.280000 0.0000003.440000 0.0000003.440000 0.0000003.600000 0.0000003.600000 0.0000003.280000 0.0000003.280000 0.0000003.220000 0.0000003.200000 0.0000003.200000 0.0000003.200000
0.000003.360000 0.000003.440000 0.000003.200000 0.000003.280000 0.000003.520000 0.000003.360000 0.000003.280000 0.000003.280000 0.000003.280000 0.000003.200000 0.000003.440000 0.0000003.440000 0.0000003.600000 0.0000003.600000 0.0000003.600000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.200000 0.0000003.200000 0.0000002.480000
0.000003.360000 0.000003.440000 0.000003.200000 0.000003.280000 0.000003.520000 0.000003.360000 0.000003.280000 0.000003.280000 0.000003.280000 0.000003.200000 0.000003.440000 0.0000003.440000 0.0000003.600000 0.0000003.600000 0.0000003.600000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.200000 0.0000003.200000 0.0000002.480000
0.000003.360000 0.000003.440000 0.000003.200000 0.000003.280000 0.000003.280000 0.000003.200000 0.000003.200000 0.000003.280000 0.000003.280000 0.000003.200000 0.000003.440000 0.000003.440000 0.000003.360000 0.0000003.600000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.200000 0.0000003.200000 0.0000002.480000 0.0000002.080000 0.0000002.080000
0.000003.360000 0.000003.440000 0.000003.200000 0.000003.280000 0.000003.280000 0.000003.200000 0.000003.200000 0.000003.280000 0.000003.280000 0.000003.200000 0.000003.440000 0.000003.440000 0.0000003.600000 0.0000003.600000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.200000 0.0000002.480000 0.0000002.480000 0.0000002.080000 0.0000001.120000
0.000003.360000 0.000003.440000 0.000003.200000 0.000003.280000 0.000003.280000 0.000003.200000 0.000003.200000 0.000003.280000 0.000003.280000 0.000003.200000 0.000003.440000 0.000003.440000 0.0000003.600000 0.0000003.600000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.200000 0.0000002.480000 0.0000002.480000 0.0000002.080000 0.0000001.120000
0.000003.360000 0.000003.440000 0.000003.200000 0.000003.280000 0.000003.280000 0.000003.200000 0.000003.200000 0.000003.280000 0.000003.280000 0.000003.200000 0.000003.440000 0.000003.440000 0.000003.600000 0.0000003.600000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.200000 0.0000002.480000 0.0000002.080000 0.0000001.120000 0.000000.720000
0.0000003.360000 0.0000003.440000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.200000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.440000 0.0000003.440000 0.0000003.600000 0.0000003.600000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.200000 0.0000003.200000 0.0000002.480000 0.0000002.080000 0.0000001.120000 0.000000.720000 0.000000.720000
0.000003.360000 0.000003.440000 0.000003.200000 0.000003.280000 0.000003.280000 0.000003.200000 0.000003.200000 0.000003.280000 0.000003.280000 0.000003.200000 0.000003.440000 0.000003.440000 0.000003.600000 0.0000003.600000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.200000 0.0000002.480000 0.0000002.080000 0.0000001.120000 0.000000.720000
0.0000003.360000 0.0000003.440000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.200000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.440000 0.0000003.600000 0.0000003.600000 0.0000003.600000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.200000 0.0000003.200000 0.0000002.480000 0.0000002.080000 0.0000001.120000 0.000000.720000 0.000000.720000 0.000000.0000000000
0.000003.360000 0.000003.440000 0.000003.280000 0.000003.280000 0.000003.520000 0.000003.280000 0.000003.280000 0.000003.280000 0.000003.280000 0.000003.280000 0.000003.440000 0.000003.440000 0.000003.600000 0.000003.600000 0.000003.60000 0.000003.280000 0.000003.200000 0.0000003.200000 0.0000003.200000 0.0000003.200000 0.0000002.480000 0.0000002.080000 0.0000002.080000 0.0000001.120000 0.000000.720000 0.000000.480000 0.000000.040000 0.000000.040000
0.0000003.360000 0.0000003.440000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.200000 0.0000003.280000 0.0000003.280000 0.0000003.280000 0.0000003.440000 0.0000003.600000 0.0000003.600000 0.0000003.600000 0.0000003.280000 0.0000003.280000 0.0000003.200000 0.0000003.200000 0.0000003.200000 0.0000002.480000 0.0000002.080000 0.0000001.120000 0.000000.720000 0.000000.720000 0.000000.0000000000
0.000003.360000 0.000003.440000 0.000003.280000 0.000003.280000 0.000003.520000 0.000003.280000 0.000003.280000 0.000003.280000 0.000003.280000 0.000003.280000 0.000003.440000 0.000003.440000 0.000003.600000 0.000003.600000 0.000003.60000 0.000003.280000 0.000003.200000 0.0000003.200000 0.0000003.200000 0.0000003.200000 0.0000002.480000 0.0000002.080000 0.0000002.080000 0.0000001.120000 0.000000.720000 0.000000.480000 0.000000.040000 0.000000.040000

0.000000-0.640000 0.000000-0.480000 0.00000 - 0.0800000.000000.0800000.0000000.160000 0.0000000.320000 0.0000000.480000 0.000000.6400000.0000000.960000 0.000000.960000 0.0000000.640000 0.0000000.480000 0.0000000.560000 0.0000000.480000 0.000000.2400000.0000000.480000 0.0000000.240000 0.0000000.240000 0.0000000.480000 0.0000000.320000 0.0000000.560000 [Ramp] dV/dt\_r 1.60V/1.16ns dV/dt\_f 1.64V/1.36ns  $R_{load} = 50$ [Model] sdo\_5.0v Model\_type 3-state Vref= Rref= Cref= Vmeas=  $C_{comp} = 4.5 pF$ [Voltage Range] 5.0v [Power Clamp Reference] 5.0v [GND Clamp Reference] 0.00v [Pullup Reference] 5.0v [Pulldown Reference] 0.00v [Temperature Range] 25 [GND Clamp] 000000 1 669720 \_ \_ \_ -\_ -\_ 0 0

-5.000000	-1.668720
-0.986377	-0.099998
-0.845157	-0.044803
-0.691805	-0.007749
-0.538137	-0.000854
-0.384200	-0.000011
-0.230731	-0.000000
-0.076994	-0.000000
0.077000-0.00	0000
0.230788-0.00	0000
0.383940-0.00	0000
0.537742-0.00	0000
0.691485-0.00	0000
0.844961-0.00	0000

0.998761-0.000000 1.152570-0.000000 1.306057-0.000000 1.460241-0.000000 1.614412-0.000000 1.767918-0.000000 1.922406-0.000000 2.076511-0.000000 2.230679-0.000000 2.384187-0.000000 2.538339-0.000000 2.692473-0.000000 2.845979-0.000000 2.999805-0.000000 3.153655-0.000000 3.307152-0.000000 3.4609120.000000 3.6147420.000000 3.7682470.000000 3.9220780.000000 4.0760220.000000 4.2301940.000000 4.3836960.000000 4.5378950.000000 4.6923960.000000 4.8458570.000000 5.0000060.000000

### [Power Clamp]

#### 5.000000.000000

-0.000034	0.000000
-0.151886	0.000000
-0.303401	0.000001
-0.455232	0.000067
-0.606607	0.001120
-0.757848	0.005372
-0.909291	0.026691
-5.000000	0.602562

#### [Pullup]

10.000000	-0.108970
4.455656-0.12041	17
4.364865-0.12060	)5
4.273969-0.12076	58
4.183448-0.12091	18
4.092561-0.12103	32
4.001681-0.12113	31
3.910783-0.12120	)2
3.819902-0.12124	48
3.729370-0.12126	54
3.638321-0.12124	42
3.547197-0.12117	77
3.456095-0.12106	54
3.364979-0.12090	01
3.273867-0.12068	34

3.183097-0.120400
3.091989-0.120023
3.000937-0.119546
2.909822-0.118980
2.818733-0.118314
2.728287-0.117531
2.637182-0.116619
2.546042-0.115568
2.454948-0.114388
2.363831-0.113048
2.272517-0.111546
2.182267-0.109880
2.091397-0.108025
2.000499-0.105965
1.909601-0.103647
1.818727-0.101117
1.728227-0.099391
1.637393-0.096377
1.546484-0.093198
1.455603-0.089789
1.364693-0.086133
1.273806-0.082223
1.183208-0.078069
1.092318-0.073633
1.001425-0.068925
0.910372-0.063936
0.819244-0.058667
0.728785-0.053169
0.637665-0.047355
0.546526-0.041273
0.455072-0.034903
0.363955-0.028296
0.272902-0.021448
0.182425-0.014407
0.091423-0.007128
0.0001010.000436
-0.091080 0.008241
-0.182104 0.016218
-5.000000 0.438451
0.0000000.000000
0.0000000.000000
0.0000000.000000
0.000000.000000
0.000000.000000
0.000000.000000
0.000000.000000
0.000000.000000
[Pulldown]

#### [Pulldown]

-0.792600
-0.153134
-0.138937
-0.124529
-0.109753
-0.095837
-0.080296
-0.064547

-0.272056 -0.181835 -0.090944 0.000236-0.00001 0.0910330.016308 0.1819410.032522 0.2721750.048411 0.3631150.064126 0.4540100.079454 0.5449290.094317 0.6354330.108838 0.7263460.122560 0.8168710.135492 0.9077710.147727 0.9986530.159166 1.0895570.169772 1.1804460.179526 1.2709820.188374 1.3620390.196425 1.4531400.203626 1.5442500.209995 1.6353360.215580 1.7264470.220405 1.8172060.224497 1.9083050.227954 1.9993410.230815 2.0904440.233127 2.1815360.234947 2.2719580.236291 2.3630670.237269 2.4541800.237884 2.5452730.238194 2.6363700.238244 2.7277010.238079 2.4541800.237884 2.5452730.238194 2.6363700.238244 2.7277010.238079 2.4541800.237884 2.5452730.238194 2.6363700.238244 2.7277010.238079 2.4541800.237214 2.9997460.236580 3.0906530.23505 3.2721130.234100 3.3629260.233135 3.4538520.232142 3.5447530.231104 3.6356610.230031 3.7265550.228926	
3.7265550.228926 10.000000	0.230031
[Rising Waveform R_fixture = 50 V_fixture = 0	]
0.000000-0.16000 0.000000-0.08000 0.000000-0.08000 0.0000000.000000 0.0000000.240000 0.0000000.240000 0.0000000.000000	0 0 ) )

0.000000-0.160000
0.000000-0.100000
0.000000.000000
0.0000000.000000
0.000000-0.080000
0.0000000.160000
0.0000000.080000
0.000000-0.080000
0.000000-0.080000
0.000000-0.080000
0.0000000.160000
0.0000001.040000
0.0000002.160000
0.0000003.040000
0.0000003.600000
0.0000003.840000
0.0000004.640000
0.0000005.120000
0.0000005.360000
0.0000005.360000
0.0000005.280000
0.0000005.120000
0.0000004.880000
0.0000004.800000
0.0000004.560000
0.0000004.720000
0.0000004.400000
0.0000003.840000
0.0000003.840000
0.0000003.840000
0.0000003.840000
0.0000003.680000
0.0000003.680000
0.0000003.680000 0.0000003.920000
0.0000003.680000 0.0000003.920000 0.0000003.840000
0.0000003.680000 0.0000003.920000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000003.920000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000003.920000 0.0000004.080000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000003.920000 0.0000004.080000 0.0000004.000000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000003.920000 0.0000004.080000 0.0000004.080000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000003.920000 0.0000004.080000 0.0000004.080000 0.0000004.080000 0.0000004.000000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000003.920000 0.0000004.080000 0.0000004.080000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000003.920000 0.0000004.080000 0.0000004.080000 0.0000004.000000 0.0000004.000000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000003.920000 0.0000004.080000 0.0000004.080000 0.0000004.080000 0.0000004.000000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000003.920000 0.0000004.080000 0.0000004.080000 0.0000004.000000 0.0000004.000000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000004.080000 0.0000004.080000 0.0000004.080000 0.0000004.000000 0.0000004.000000 0.0000004.000000 0.0000003.840000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000004.080000 0.0000004.080000 0.0000004.080000 0.0000004.000000 0.0000004.000000 0.0000003.840000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000004.080000 0.0000004.080000 0.0000004.080000 0.0000004.000000 0.0000004.000000 0.0000004.000000 0.0000003.840000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000004.080000 0.0000004.080000 0.0000004.080000 0.0000004.000000 0.0000004.000000 0.0000003.840000 [Falling Waveform] R_fixture = 50
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000004.080000 0.0000004.080000 0.0000004.080000 0.0000004.000000 0.0000004.000000 0.0000003.840000
0.0000003.680000 0.0000003.920000 0.0000003.760000 0.0000003.760000 0.0000004.080000 0.0000004.080000 0.0000004.000000 0.0000004.000000 0.0000004.000000 0.0000003.840000 [Falling Waveform] R_fixture = 50 V_fixture = 0
0.0000003.680000 0.0000003.920000 0.0000003.760000 0.0000003.760000 0.0000004.080000 0.0000004.080000 0.000004.080000 0.000004.000000 0.0000004.000000 0.0000003.840000 [Falling Waveform] R_fixture = 50 V_fixture = 0 0.0000004.000000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000004.080000 0.0000004.080000 0.000004.080000 0.000004.000000 0.0000004.000000 0.0000003.840000 [Falling Waveform] R_fixture = 50 V_fixture = 0 0.0000004.000000 0.0000004.000000
0.0000003.680000 0.0000003.920000 0.0000003.920000 0.0000003.760000 0.0000004.080000 0.0000004.080000 0.000004.080000 0.000004.000000 0.000004.000000 0.000003.840000 [Falling Waveform] R_fixture = 50 V_fixture = 0 0.0000004.000000 0.0000004.000000 0.0000004.000000
0.0000003.680000 0.0000003.920000 0.0000003.840000 0.0000003.760000 0.0000004.080000 0.0000004.080000 0.000004.080000 0.000004.000000 0.0000004.000000 0.0000003.840000 [Falling Waveform] R_fixture = 50 V_fixture = 0 0.0000004.000000 0.0000004.000000
0.000003.680000 0.000003.920000 0.0000003.920000 0.0000003.760000 0.0000004.080000 0.0000004.080000 0.000004.080000 0.000004.000000 0.000004.000000 0.000003.840000 [Falling Waveform] R_fixture = 50 V_fixture = 0 0.0000004.000000 0.0000004.000000 0.0000004.000000 0.0000004.000000 0.0000004.000000
$\begin{array}{l} 0.0000003.680000\\ 0.0000003.920000\\ 0.0000003.920000\\ 0.0000003.760000\\ 0.0000003.760000\\ 0.0000004.080000\\ 0.0000004.080000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000003.840000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.00000000\\ 0.0000003.840000\\ 0.00000000000\\ 0.0000000000\\ 0.00000000$
0.000003.680000 0.0000003.920000 0.0000003.920000 0.0000003.760000 0.0000004.080000 0.0000004.080000 0.0000004.080000 0.0000004.000000 0.0000004.000000 0.0000003.840000 0.0000004.000000 0.0000004.000000 0.0000004.000000 0.0000004.000000 0.0000004.000000 0.0000003.840000 0.0000003.840000 0.0000003.840000 0.0000003.840000
$\begin{array}{l} 0.0000003.680000\\ 0.0000003.920000\\ 0.0000003.920000\\ 0.0000003.760000\\ 0.0000004.080000\\ 0.0000004.080000\\ 0.0000004.080000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000003.840000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.920000\\ \end{array}$
0.000003.680000 0.0000003.920000 0.0000003.920000 0.0000003.760000 0.0000004.080000 0.000004.080000 0.000004.080000 0.000004.000000 0.000004.000000 0.0000003.840000 0.0000004.000000 0.0000004.000000 0.0000004.000000 0.0000004.000000 0.0000004.000000 0.0000003.840000 0.0000003.840000 0.0000003.840000 0.0000003.840000 0.0000003.920000
$\begin{array}{l} 0.0000003.680000\\ 0.0000003.920000\\ 0.0000003.920000\\ 0.0000003.760000\\ 0.0000004.080000\\ 0.0000004.080000\\ 0.0000004.080000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000003.840000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000004.000000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.840000\\ 0.0000003.920000\\ \end{array}$
0.000003.680000 0.0000003.920000 0.0000003.920000 0.0000003.760000 0.0000004.080000 0.000004.080000 0.000004.080000 0.000004.000000 0.000004.000000 0.0000003.840000 0.0000004.000000 0.0000004.000000 0.0000004.000000 0.0000004.000000 0.0000004.000000 0.0000003.840000 0.0000003.840000 0.0000003.840000 0.0000003.840000 0.0000003.920000

0.0000004.00000		
0.0000004.00000		
0.0000003.840000		
0.0000004.000000		
0.0000004.080000		
0.0000003.920000		
0.0000003.920000		
0.0000004.000000		
0.0000003.840000		
0.0000003.840000		
0.0000003.040000		
0.0000001.520000		
0.0000000.64000	0	
0.0000000.480000		
0.000000-0.08000	00	
0.000000-0.40000	00	
0.000000-1.040000		
0.000000-1.440000		
0.000000-1.040000		
0.000000-0.720000		
0.000000-0.880000		
0.000000-0.560000		
0.000000-0.480000		
0.000000-0.800000		
0.000000-0.320000		
0.000000-0.160000		
0.000000.000000		
0.000000.000000		
0.000000-0.080000		
0.000000.000000		
0.000000.000000		
0.000000-0.160000		
0.000000-0.080000		
0.0000000.160000		
0.000000-0.080000		
0.000000.000000		
0.0000000.160000		
0.000000-0.160000		
0.000000.000000		
0.000000.000000		
[Rising Waveform]		
$R_{fixture} = 50$		
V_fixture = 1.8		
-0.000000	0 640000	
-0.000000	0.640000 0.480000	
-0.000000 -0.000000	0.560000	
	0.480000	
-0.000000	0.880000	
-0.000000	0.720000	
-0.000000	0.480000	
-0.000000	0.560000	
-0.000000	0.560000	
-0.000000	0.480000	
-0.000000 -0.000000	0.320000 0.480000	
-0.000000	0.480000	
-0.000000	0.720000	

-0.000000	0.720000	
-0.000000 -0.000000	0.560000 0.560000	
-0.000000 -0.000000	0.640000 0.560000	
-0.000000	0.400000	
-0.000000	0.640000	
-0.000000 -0.000000	1.200000 2.560000	
-0.000000	4.000000	
0.0000004.880000		
0.0000005.600000 0.0000006.080000		
0.0000006.240000		
0.0000006.400000		
0.0000006.560000		
0.0000006.640000 0.0000006.880000		
0.0000006.800000		
0.0000006.240000		
0.0000005.520000 0.0000005.440000		
0.0000005.280000		
0.0000004.880000		
0.0000004.800000		
0.0000004.72000		
0.0000004.72000		
0.0000004.96000		
0.0000004.88000		
0.0000005.12000		
0.0000004.96000		
0.0000005.12000		
0.0000005.12000		
0.0000005.12000		
0.0000005.12000	00	
[Falling Wavefor	m]	
$R_{fixture} = 50$		
V_fixture = 1.8		
0.0000005.12000		
0.0000005.28000		
0.0000005.12000		
0.0000004.80000		
0.0000004.880000		
0.0000004.80000		
0.0000004.88000		
0.0000004.96000	00	
0.0000005.040000		
0.0000005.040000 0.0000005.040000		
0.0000005.040000		
0.0000004.88000	00	

0.0000004.880000 0.0000005.200000 0.0000005.1200000.0000004.880000 0.0000004.000000 0.0000002.720000 0.0000001.680000 0.0000000.880000 0.0000000.160000 0.000000-0.240000 0.000000-0.560000 0.000000-0.720000 0.000000-0.960000 0.000000-0.960000 0.000000-1.200000 0.000000-1.120000 0.000000-0.560000 0.000000-0.240000 0.0000000.240000 0.0000000.560000 0.0000000.640000 0.0000000.720000 0.0000000.880000 0.0000000.800000 0.0000000.800000 0.0000000.560000

0.0000000.640000 0.0000000.560000 0.0000000.480000 0.0000000.400000 0.0000000.320000 0.0000000.560000 0.0000000.560000 0.0000000.720000 [Ramp] dV/dt\_r 2.8V/1.58ns dV/dt\_f 2.4V/820ps R\_load = 50

[Model] term


Model\_type Terminator

C\_comp 0pF

variable typ [Voltage Range] 5V [Temperature Range] 25 [ [End]


# Appendix D – AD7626 Schematic

# AD7626 Power Supply Sheet




-D


# AD7626 External Reference Sheet




## AD7626 Analog Front End Sheet




# AD7626 Analog-to-Digital Converter Sheet




# AD7626 Clocking Sheet



## **AD7626 Interface Sheet**





## Appendix E – IBIS Model Procedure

These guidelines are a step-by-step instruction on how to create an IBIS model and are meant to be used with any device. However, any specifics, such as how the device was set up, will refer to the EVAL-AD7091RSDZ evaluation board. There are several pieces of equipment that are necessary in order to generate an Input/ Output Buffer Information Specification (IBIS) model for any device. These include the following:

- Keithley 2400 3A Source Meter
- Agilent Triple Output DC Power Supply- an adjustable power supply that allows the voltage at V<sub>DRIVE</sub> to be changed as needed
- Tektronix DPO 4054 Digital Phosphor Oscilloscope
- Tektronix HFS 9003 Stimulus System- a multiple function generator
- Boonton 7200 Capacitance Meter
- Computer with LabView
- System Development Platform (SDP)

While all of this equipment will be used, not all of it is needed for each measurement. The necessary equipment for each measurement and how to set it up will be noted at the beginning of each section.

## Gathering the VT Data

In order to gather the Voltage versus Time (VT) data the Agilent, oscilloscope, computer, and System Development Platform (SDP) are needed. Before this equipment can be connected to the evaluation board, the Serial Data Output (SDO) must be isolated from the SDP because when the SDO and SDP are connected, the capacitance of the SDP can affect output voltage at the SDO. Isolating the SDO from the SDP removes the capacitance of the SDP as a factor. In order to run the SDP, the evaluation software is needed and is available on the Analog Devices website at <u>ftp://ftp.analog.com/pub/evalcd/AD7091RSDZ\_v1.3/</u>. Once these prerequisites have been completed, the setup of the equipment can begin.

The evaluation board, the EVAL-AD7091RSDZ, requires two power supplies, one at  $V_{DD}$  and one at  $V_{DRIVE}$ .  $V_{DD}$  is provided by a 9V wall-outlet supply.  $V_{DRIVE}$  is provided by the Agilent Power Supply. A flathead screwdriver is needed to connect the Agilent's power cables to the evaluation board. The input signals needed to produce an output waveform are provided by a laptop with the system development software installed via the System Development Platform (SDP). The results of the tests are recorded by the oscilloscope.

- The first step to gathering the VT data for the AD7091R is to connect the J4 connector on the SDP to the J4 connector on the evaluation board. You can bolt the two boards together for a more secure link, but this is not required. A USB cable must then be connected between the J1 connector on the SDP and the computer with the evaluation software installed.
- Power on the Agilent source meter. Do not connect it to the evaluation board yet. Set the Agilent to output 1.8V at the +6V supply. Now, power off the Agilent.
- 3. Connect a flash drive to the USB port on the control panel of the oscilloscope.
- 4. To configure the evaluation board for measurements relative to ground, connect a  $50\Omega$  resistor between test point 9, SDO, and test point 5, Ground. Simply tying the wires onto the test points should be sufficient for these measurements. If not, the oscilloscope probe can be used to clip the wires to the test points.

- 5. The Agilent will be connected to the evaluation board at connector J3. DO NOT POWER ON THE AGILENT YET. To connect the power, a flathead screwdriver is used to open the VDRIVE and DGND connectors. Wires are then placed in the DGND and VDRIVE connectors. Use the flathead screwdriver to close the J3 connector and clamp the wires in place. The other ends of the wires are then fitted into ban plug connectors and plugged into the common ground and +6V supply of the Agilent. The Digital Ground (DGND) is connected to the common ground of the Agilent, labelled COM on the control panel, and VDRIVE is connected to the +6V supply.
- 6. Do a quick check of the LK5 Jumper to ensure that it is in position A. It being in position A means that the board is taking power from the J3 connector, the Agilent, and not the J4 connector, the SDP.
- 7. To prepare power for VDRIVE, plug the 9V wall outlet into the wall socket. Keep the other end at hand, but do not plug it in yet.
- 8. Do a quick check of the LK6 Jumper to ensure that it is in position A. This means that the evaluation board is being power by the J1 connector, the 9V supply, and not the J2 connector.
- 9. Connect a low-capacitance probe to channel 1 of the oscilloscope. Connect the ground clamp of the probe to test point 5 on the evaluation board and connect the probe clip to test point 9. If you had trouble connecting the  $50\Omega$  resistor in step 4, you can use the probe clip to hold it in place.
- 10. Open the evaluation software on the computer. Set the sample rate and the number of samples to be taken.
- 11. Plug the 9V supply into VDD and power on the Agilent power supply.

- 12. Set the oscilloscope to the default setup. This will return the oscilloscope to its original settings and will take care of any lingering changes from previous use.
- 13. Select "Continuous" in the evaluation software. This will cause the SDP to start sending waveforms to the inputs of the device.
- 14. Set the oscilloscope to autoset. This will change the scale of the oscilloscope screen to better fit the waveform being measured.
- 15. Set the oscilloscope to take a single sample. This will hold a single rendition of the waveform output that can then be measured and recorded.
- 16. Stop the SDP evaluation software. The oscilloscope will hold the measured waveform without a signal from the evaluation board.
- 17. Turn off the Agilent and disconnect the 9V VDD supply. Disconnect the Agilent form the evaluation board by unplugging it from common ground and +6V supply.
- 18. Using the "Pan & Zoom" knob, focus in on a rising edge of the waveform to the highest zoom that will still encompass the entire transition.
- 19. Once the waveform is situated as desired, press "Menu" under the Save/ Recall section of the control panel.
- 20. Press "Save Waveform".
- 21. Press "Destination" and select the flash drive connected to the oscilloscope.
- 22. Select "Gating" and set gating to the screen.
- 23. Select "File Details".
- 24. Select where the data will be saved.
- 25. Select "Edit File Name". Use the controls along the bottom of the screen to name the file. The file must be saved as a .csv file. It is suggested that you follow the convention of

naming your file along the lines of "1.8V Rising GND". This signifies that the data was taken at 1.8V, is the rising edge of the waveform, and that the data is ground-relative.

- 26. Press "OK Accept" to save the data.
- 27. Turn on the cursors.
- 28. Use the "Multipurpose A" and "Multipurpose B" knobs to position the cursors at the 20% level and 80% level of the transition.
- 29. Record the voltage change and time change between the two cursors displayed on the screen. This data will be used in the equation  $\frac{dV}{dt} = \frac{\Delta V}{\Delta t}$  to calculate the ramp rate.
- 30. Return to step 18 and repeat the procedure for the falling edge.
- 31. Return to step 4 and repeat the procedure for a 50Ω resistor connected between test point9, SDO, and test point 10, V<sub>Drive</sub>.
- 32. Return to step 2 and repeat the procedure with the Agilent set to a voltage of 2.5V. Then repeat with the Agilent set to 3.3V and then 5V.

### Gathering the Power and Ground Clamp Data

The Agilent, Keithley, and computer are required to gather the power and ground clamp curves data. The power and ground clamp curves describe the behavior of the clamp diodes when the Serial Data Output (SDO) is in the high impedance state. In order to ensure that SDO is high, solder a pull-up resistor between the  $V_{DRIVE}$  power supply and Chip Select (CS). Another pull-up resistor is required between  $V_{DRIVE}$  and Convert Start (CONVST). This is necessary because a problem without the System Development Platform (SDP) in place is that there are not any signals on the input pins. This means that there is a chance that the Voltage Reference ( $V_{ref}$ ) will enter the power down state.

Like the setup for gathering the Voltage versus Time (VT) data, the power and ground clamp data requires two power supplies. Again, these will be provided by the 9V supply and the Agilent. Unlike the VT measurements, the data will be recorded using the Keithley 2420 Source Meter. In order to run the Keithley, the device drivers must be installed. Once they are installed the LabView sweep program can be used to make the Keithley perform a voltage sweep on the evaluation board

- 1. Using a General Purpose Interface Bus (GPIB), connect the Keithley to the computer with the LabView sweep program.
- Power on the Agilent source meter. Do not connect it to the evaluation board yet. Set the Agilent to output 1.8V at the +6V supply. Now, power off the Agilent.
- 3. The Agilent will be connected to the evaluation board at connector J3. DO NOT POWER ON THE AGILENT YET. To connect the power, a flathead screwdriver is used to open the VDRIVE and DGND connectors. Wires are then placed in the DGND and VDRIVE connectors. Use the flathead screwdriver to close the J3 connector and clamp the wires in place. The other ends of the wires are then fitted into ban plug connectors and plugged into the common ground and +6V supply of the Agilent. The Digital Ground (DGND) is connected to the common ground of the Agilent, labelled COM on the control panel, and VDRIVE is connected to the +6V supply.
- 4. Do a quick check of the LK5 Jumper to ensure that it is in position A.
- 5. To prepare power for VDRIVE, plug the 9V wall outlet into the wall socket. Keep the other end at hand, but do not plug it in yet.
- 6. Do a quick check of the LK6 Jumper to ensure that it is in position A.

- Connect the ground clip of the Keithley to test point 5, ground, on the evaluation board.
   Connect the power clip of the Keithley to test point 9, SDO, on the evaluation board.
- 8. Open LabView and open the LabView sweep program.
- 9. In the "VISA Resource Name" drop down list select "GPIB: 24: INSTR"
- 10. In the "Path" entry enter the file that will be the destination of the data. This file must be a .csv file. As for the name of the file, it is recommended that you follow the convention of naming the file along the lines of "1.8V Power-Ground SDO.csv". This means that the data was taken from the output at 1.8V and contains the data points for the power and ground clamp curves.
- 11. In "Minimum Amplitude" entry enter the lowest value that you wish for the sweep to go to. In the "Maximum Amplitude" entry enter the highest value you wish for the sweep to go to. Ideally this range would cover from  $-V_{DRIVE}$  to  $2*V_{DRIVE}$ . This means that if the Agilent is set to 1.8V, then the sweep range will be from -1.8V to 3.6V. However, this range may not always be possible due to current limiting and other factors. It is possible that the sweeps at the higher sampling voltages could damage the board. As such, it is recommended that a smaller sweep range is used. The only limit on how small the sweep range can get is that the data must include the curves for both the power and ground clamp diodes.
- 12. In the "Number of Points" entry, set the number of data points taken to 100.
- 13. Plug the 9V supply into VDD and power on the Agilent power supply.
- 14. Click "Run" and wait for the sweep to complete.
- 15. Unplug the 9V supply from VDD and power off the Agilent power supply.

- 16. Disconnect the power output of the Keithley from test point 9 and reconnect it to one of the test points 6, 7, or 8. These test points are the inputs of the device and only one of them needs to be tested. It does not matter which as the measurements from one of the inputs can be used to describe any of the others.
- 17. In the "Path" entry enter a new file name.
- 18. Plug the 9V supply into VDD and power on the Agilent power supply.
- 19. Click "Run" and wait for the sweep to complete.
- 20. Unplug the 9V supply from VDD and power off the Agilent power supply.
- 21. Turn off the Agilent and disconnect the 9V VDD supply. Disconnect the Agilent form the evaluation board by unplugging it from common ground and +6V supply.
- 22. Return to step 2 and repeat the procedure with the Agilent set to a voltage of 2.5V. Then repeat with the Agilent set to 3.3V and then 5V.
- 23. Remove the Pull-up resistors connected between VDRIVE and CS and VDRIVE and CONVST
- 24. Separate the ground clamp data from the power clamp data. To do this, select all the data points from V<sub>DRIVE</sub> to 2\*V<sub>DRIVE</sub>. This means that if the data was taken with V<sub>DRIVE</sub> at 1.8V, select all of the data points between 1.8V and 3.6V. However, if you chose to restrict the sweep range the data may not go all the way to 2\*V<sub>DRIVE</sub>. If that is the case, then select all of the data points from V<sub>DRIVE</sub> to the end of the file. Copy this data into another .csv file. Delete the data from V<sub>DRIVE</sub> to 2\*V<sub>DRIVE</sub> in the original file.
- 25. In the new .csv file, insert a column between columns A and B. In the new B1 enter the following equation: =( $V_{DRIVE}$  of this sweep)-\$A1. Copy and paste this equation into the rest of column B.

26. Save the two resulting excel files. It is recommended that you save the first file along the lines of "1.8V Ground SDO.csv". This denotes that the data was taken from the output at 1.8V and contains the data points for the ground clamp curve. Then save the second excel file along the lines of "1.8V Power SDO.csv". This denotes that the data was taken from the output at 1.8V and contains the data points for the power clamp curve. When saving the data as .csv files a warning message will appear saying that the data may not be consistent with the file type and asks if you still want to save the data as a .csv file. Select "Yes".

## Gathering the Pull Up and Pull Down Data

The pull up and pull down data is obtained at the transitions of the device driving from high to low and from low to high. To obtain these transitions on the output the inputs need to be supplied signals. These signals will be generated by the Tektronix HFS 9003 Stimulus System, a multiple function generator. The function generator must be set up to generate the following waveforms. These waveforms are supplied to the inputs of the device via a breakout board. Convert Start (CONVST) is connected to pin 73 of the SDP breakout board and is given a binary signal of 100111111. Chip Select (CS) is connected to pin 89 and 90 of the SDP breakout board and is given a binary signal of 111000000. Serial Clock (SCLK) is connected to pins 87 and 92 of the breakout board and is given a signal of 111101011.

The setup for gathering the pull up and pull down data is more complicated than for the Voltage versus Time (VT) or power and ground clamp data. The evaluation board still requires two power supplies, one provided by the 9V supply and another provided by the Agilent. Like the clamp curves, measurements will be taken using the Keithley. This means that a computer with the sweep program and Keithley drivers is required as well. As mentioned above, a function generator is needed to provide signals to the inputs. Finally, an oscilloscope is needed so that the states of the inputs and output can be verified.

- 1. Connect J1 on the breakout board to J4 on the evaluation board. You can bolt the two boards together for a more secure link, but this is not required.
- 2. Using the oscilloscope, verify that the signals from the function generator are being sent to the evaluation board. To do this, attach the oscilloscope probe to ground and measure the signal on the breakout board. Then measure the signal at the corresponding test point. These measurements should be the same.
- 3. Connect the ground clip of the Keithley to test point 5, ground, on the evaluation board and the power clip of the Keithley to test point 9, Serial Digital Output (SDO), on the evaluation board.
- 4. Open LabView and open the LabView sweep program.
- 5. Connect the analog input ( $V_{IN}$ ), pin 3, to ground, test point 5. Use the oscilloscope to verify that SDO is in the low state.
- Power on the Agilent source meter. Do not connect it to the evaluation board yet. Set the Agilent to output 1.8V at the +6V supply. Now, power off the Agilent.
- 7. In the "VISA Resource Name" drop down list select "GPIB: 24: INSTR"

- 8. In the "Path" entry enter the file that will be the destination of the data. This file must be a .csv file. As for the name of the file, it is recommended that you follow the convention of naming the file along the lines of "1.8V Pull Up.csv". This means that the data was taken at 1.8V and contains the data points for the pull up curves.
- 9. In "Minimum Amplitude" entry enter the lowest value that you wish for the sweep to go to. In the "Maximum Amplitude" entry enter the highest value you wish for the sweep to go to. Ideally this range would cover from  $-V_{DRIVE}$  to  $2*V_{DRIVE}$ . This means that if the Agilent is set to 1.8V, then the sweep range will be from -1.8V to 3.6V. However, this range may not always be possible due to current limiting and other factors. It is possible that the sweeps at the higher sampling voltages could damage the board. As such, it is recommended that a smaller sweep range is used. The only limit on how small the sweep range can get is that the data must include the curves for both the power and ground clamp diodes.
- 10. In the "Number of Points" entry, set the number of data points taken to 100.
- 11. The Agilent will be connected to the evaluation board at connector J3. DO NOT POWER ON THE AGILENT YET. To connect the power, a flathead screwdriver is used to open the VDRIVE and DGND connectors. Wires are then placed in the DGND and VDRIVE connectors. Use the flathead screwdriver to close the J3 connector and clamp the wires in place. The other ends of the wires are then fitted into ban plug connectors and plugged into the common ground and +6V supply of the Agilent. The Digital Ground (DGND) is connected to the common ground of the Agilent, labelled COM on the control panel, and VDRIVE is connected to the +6V supply.
- 12. Do a quick check of the LK5 Jumper to ensure that it is in position A.

- 13. To prepare power for VDRIVE, plug the 9V wall outlet into the wall socket. Keep the other end at hand, but do not plug it in yet.
- 14. Do a quick check of the LK6 Jumper to ensure that it is in position A.
- 15. Plug the 9V supply into VDD and power on the Agilent power supply.
- 16. Click "Run" and wait for the sweep to complete.
- 17. Unplug the 9V supply from VDD and power off the Agilent power supply and unplug it from the evaluation board.
- 18. Return to step 6 and repeat the procedure with the Agilent set to a voltage of 2.5V. Then repeat with the Agilent set to 3.3V and then 5V.
- 19. Return to step 5 and repeat the procedure with  $V_{IN}$  connected to test point 2, the Voltage Reference ( $V_{ref}$ ). Use the oscilloscope to verify that SDO is in the high state.
- 20. In the pull up files, insert a column between columns A and B. In the new B1 enter the following equation: =( $V_{DRIVE}$  of this sweep)-\$A1. Copy and paste this equation into the rest of column B.

### **Obtaining the Die Capacitance**

Obtaining the die capacitance is the last measurement to be taken as it requires removing the device being modelled from the evaluation board. The only equipment required to take this measurement is the capacitance meter. The board does not need to be powered to obtain these measurements.

- Connect the two ground wires of the low and high test connections of the capacitance meter together.
- 2. Connect one of the power wires to the ground test point.
- 3. Turn on the meter and zero the capacitance measurement.

- 4. Connect the second power wire to the output test point. Record the capacitance displayed.
- 5. Disconnect the power wire on the output test point.
- 6. Zero the capacitance measurement again.
- 7. Connect the power wire to one of the input test points. Record the capacitance displayed.
- 8. Disconnect the capacitance wires from the evaluation board.
- Remove the device from the evaluation board using a soldering iron or a hot air gun.
   Once the chip is removed, return to step 2 and repeat the procedure.
- 10. Subtract the capacitance measurement taken without the device on the board from the one with the device on the board to acquire the die capacitance.

### Formatting the Data

In order for the measurement data to be entered into an Input/ Output Buffer Information Specification (IBIS) file format the data must be in a format that is readable to the excel-to-IBIS conversion program. This means that all pertinent data must be in columns A and B of the excel file. As part of editing process for the VDRIVE relative data for the power clamp and pull-up curves a third column was added to the data. This data must be edited so that it contains the relevant information with only two columns. The data in these files must also cover the full range that the sweep required. However, seeing as some of the sweeps may not have covered this range the rest of the graph must be extrapolated from the data that is present.

- 1. By opening one of the voltage versus time (VT) data files you will see that all relevant data is already in columns A and B. However, the Oscilloscope also saved information that described the parameters that the oscilloscope was set to that must be removed.
- 2. Select the entries in columns A and B and rows 1 through 15. Press "delete"

- Select the entirety of lines 1 through 15 by clicking on the number "1" of row 1. Hold shift and click on the number "15" of row 15. Right click on the selected rows and select "Delete" from the menu that appears.
- 4. Repeat steps 1 through 3 for all of the VT files.
- 5. Open a  $V_{DRIVE}$ -relative measurement file for either the power clamp curves or the pull-up curves. Open a blank excel file.
- 6. Copy columns B and C from the original file into columns A and B of the new file.
- 7. Close the original excel file and save the new file over it.
- 8. If the sweep contains meaningless data at the ends of the sweep, such as multiple data points at the same point or a sudden spike after the measurements should have settled to a particular level, delete these data points from the file. If the deleted data points were at the beginning of the recorded points, delete the rows that the data was held in.
- 9. To compensate for the reduced sweeps and deleted data points, use the Formula in Appendix A to calculate the endpoints. To calculate the left endpoint of a VDRIVE relative graph copy and paste the last 2 data points into entries A10, B10, A11, and B11. Change A12 to -V<sub>DRIVE</sub> of the relevant sweep. Add entries A12 and B12 to the end of the data points.
- 10. To calculate the right endpoint of a  $V_{DRIVE}$  relative graph copy and paste the first 2 data points into entries A14, B14, A15, and B15. For a power clamp curve change A16 to  $V_{DRIVE}$ . For a pull-up curve change A16 to  $2*V_{DRIVE}$ . Insert a new row 1. Enter entries A16 and B16 into the new A1 and B1.
- 11. Repeat steps 5 through 10 for all power clamp and pull-up curves.

- 12. Open a ground-relative measurement file for either the ground clamp curves or the pulldown curves.
- 13. If the sweep contains meaningless data at the ends of the sweep, such as multiple data points at the same point or a sudden spike after the measurements should have settled to a particular level, delete these data points from the file. If the deleted data points were at the beginning of the recorded points, delete the rows that data was held.
- 14. To compensate for the reduced sweeps and deleted data points, use the Formula in Appendix A to calculate the endpoints. To calculate the left endpoint of a ground relative graph copy and paste the first 2 data points into entries A2, B2, A3, and B3. Change A4 to  $-V_{DRIVE}$  of the relevant sweep. Insert a new row 1. Enter entries A4 and B4 to the new A1 and B1
- 15. To calculate the right endpoint of a ground relative graph copy and paste the last 2 data points into entries A6, B6, A7, and B7. For a ground clamp curve change A8 to V<sub>DRIVE</sub>. For a pull-down curve change A8 to 2\*V<sub>DRIVE</sub>. Add entries A8 and B8 to the end of the data points.
- 16. Repeat steps 12 through 15 for all ground clamp and pull-down curves.

### **Entering the Data into IBIS**

Before entering the measurement data into the Input/ Output Buffer Information Specification (IBIS) file format, make sure that you have completed the **Formatting the Data** section. With all of the data in the correct format and saved as .csv files you can use the Virtual Interface (VI) in Appendix A to generate the IBIS model.

1. Create a new file to which the IBIS model will be saved. This file should be saved as "the part being modeled".ibs. As an example, if modeling the Analog to Digital

Converter (ADC) AD7091RSDZ, then the file should be named ad7091rsdz.ibs. In order to comply with the IBIS model standard there can be no capitals in the file name.

- 2. Open the VI "CSV to IBIS.vi".
- 3. In the VI are a number of specifications that must be changed to correspond with your device. These specifications are the headers and keywords that make up the IBIS model and allow it to be read by another program.
- 4. Once the headers have been set, the file names of the data must be entered. Below the header entries the VI is sectioned off into the different voltage levels at which the device was tested. The file names must be entered into their corresponding path.
- 5. Once all of the files and headers have been entered, click run.
- 6. When you are asked what to save the file as, navigate to the file created in step 1 and double click it.
- 7. Open the file created in step 1 in order to verify that the IBIS model was created successfully.