



## Stabilization of multiple resistance levels by current-sweep in SiOx-based resistive switching memory

Fei Zhou, Yao-Feng Chang, Burt Fowler, Kwangsub Byun, and Jack C. Lee

Citation: Applied Physics Letters **106**, 063508 (2015); doi: 10.1063/1.4909533 View online: http://dx.doi.org/10.1063/1.4909533 View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/106/6?ver=pdfcov Published by the AIP Publishing

Articles you may be interested in

Multilevel unipolar resistive switching with negative differential resistance effect in Ag/SiO2/Pt device J. Appl. Phys. **116**, 154509 (2014); 10.1063/1.4898807

Investigation of edge- and bulk-related resistive switching behaviors and backward-scan effects in SiOx-based resistive switching memory Appl. Phys. Lett. **103**, 193508 (2013); 10.1063/1.4829526

Oxygen-induced bi-modal failure phenomenon in SiOx-based resistive switching memory Appl. Phys. Lett. **103**, 033521 (2013); 10.1063/1.4816162

Resistive switching properties of HfO 2 -based ReRAM with implanted Si/Al ions AIP Conf. Proc. **1496**, 26 (2012); 10.1063/1.4766481

Effect of hydrogen/deuterium incorporation on electroforming voltage of SiOx resistive random access memory Appl. Phys. Lett. **101**, 183505 (2012); 10.1063/1.4765356



This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP: 128.83.205.53 On: Mon. 27 Jul 2015 19:23:18



## Stabilization of multiple resistance levels by current-sweep in SiO<sub>x</sub>-based resistive switching memory

Fei Zhou,<sup>1</sup> Yao-Feng Chang,<sup>1,a)</sup> Burt Fowler,<sup>2</sup> Kwangsub Byun,<sup>1</sup> and Jack C. Lee<sup>1</sup> <sup>1</sup>Microelectronics Research Center, Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas 78758, USA <sup>2</sup>PrivaTran, LLC, 1250 Capital of Texas Highway South, Bldg 3, Ste 400, Austin, Texas 78746, USA

(Received 17 November 2014; accepted 7 February 2015; published online 13 February 2015)

Using current-sweep measurements, the set process in SiO<sub>x</sub>-based resistive random access memory (RRAM) has been found to consist of multiple resistance-reduction steps. Variation in set behaviors was observed and attributed to different defect distributions in the resistance switching region. Physical mechanism of electroforming process is discussed, which further explains the observed variation of defect distributions. A compliance current study confirms that the achievable memory states of SiO<sub>x</sub> RRAM are determined by its set behavior. This finding provides additional insight on achieving multi-bit memory storage with SiO<sub>x</sub> RRAM. © 2015 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4909533]

Nonvolatile memories (NVM) are ubiquitous in portable electronic products such as mobile phones, digital cameras, notebook computers, mp3 players, and Universal Serial Bus (USB) flash drives. The most widespread NVM device, flash memory, is based on the use of polycrystalline silicon (Si) as a floating gate to store charge injected from a Si transistor channel.<sup>1</sup> However, flash memory is facing several challenges such as scalability limits, slow write/erase speed, and high power consumption.<sup>2,3</sup> Therefore, researchers have considered new storage materials and novel structures in nonvolatile memory devices to replace the conventional floating gate flash. Leading contenders currently include phase change memory, magnetic random access memory, ferroelectric random access memory, and resistive random access memory (RRAM).<sup>4-7</sup> RRAM technologies are of particular interest due to its high density, low cost, low power consumption, fast switching speed, and simple cell structure (ideally a cross-bar architecture).<sup>8–10</sup> RRAM based on silicon oxide (SiO<sub>x</sub>) stands out among other RRAM because it has a unique unipolar operation mode, high on/off ratio, excellent scalability, good high temperature performance, and compatibility with standard CMOS technology.<sup>11</sup> Much work has been done to optimize the structure, fabrication procedure, dielectric material, and to understand the operating mechanisms of SiO<sub>x</sub>-based RRAM.<sup>12-21</sup> In these studies, voltage sweep measurements were the fundamental characterization method to obtain switching parameters, such as set voltage, reset voltage, and high-resistance state (HRS) to low-resistance state (LRS) resistance ratio.

Voltage sweep measurements provide useful resistive switching data for benchmarking the performance of  $SiO_x$ based RRAM devices. However, due to the voltage-triggered switching mechanisms of  $SiO_x$ -based RRAM, the voltage sweep measurement only succeeds in characterizing the detailed reset behavior of the device, but fails to properly capture the details of the set process. Therefore, we used its counterpart, the current sweep measurement, to improve data acquisition and enhance the understanding of the physics related to the set process. The results show that the set process is not a one-step resistance change phenomenon. Instead, the set process captured by current sweep measurements consists of multiple resistance reduction occurrences. These multiple resistance reduction steps are in good agreement with previously reported compliance current (CC) study results.<sup>15,22</sup> Different set behaviors are observed, often within a single sample, which are attributed to the random distribution of hydrogenated defects that is determined primarily by the electroforming step. The different set behaviors can potentially be explained by defect distribution, with a more continuous defect distribution being related to multiple discrete memory states within the device. These results are useful in guiding efforts to achieve multi-bit programming by optimizing the defect distribution and/or the electroforming process.

Heavily doped n-type (100) silicon wafers with resistivity of  $10^{-3} \Omega$  cm were used as substrate for SiO<sub>x</sub> RRAM device fabrication. Native oxide was first removed using buffered oxide etch (BOE). Then a layer of  $SiO_x$  with a thickness of 51 nm was deposited using electron-beam evaporation at 130 °C. A 250 nm-thick tantalum nitride (TaN) layer was deposited onto the SiO<sub>x</sub> layer using reactive sputtering and was then patterned and dry-etched using carbon tetrafluoride ( $CF_4$ ) to form the top electrode. The SiO<sub>x</sub> in the field region was then removed with BOE, resulting in an RRAM device with an etched SiO<sub>x</sub> edge between top TaN and bottom silicon electrodes, called metal-insulator-semiconductor (MIS) devices. A Lake Shore Cryotronics vacuum probe chamber (<1 mTorr) and Agilent B1500A device analyzer were used to electroform devices and perform voltage and current sweep measurements. Note that we did not observe any degradation/stability issues for the middle states achieved with both switching methods, and the measured current levels are the average of 30 repeated measurements. Resistive switching parameters were extracted for all samples: "Set Voltage" (Vset) is the voltage where the transition

<sup>&</sup>lt;sup>a)</sup>Author to whom correspondence should be addressed. Electronic mail: yfchang@utexas.edu

from the HRS to the LRS occurs in the current-voltage (I–V) response; and similarly, "Reset Voltage" ( $V_{reset}$ ) is the voltage where the transition from LRS to HRS begins to occur (for example, see Fig. 1(a)).

Fig. 1(a) is the voltage sweep measurement result showing both HRS and LRS curves with V<sub>set</sub> and V<sub>reset</sub> labeled. The inset shows the electroforming process of the device, which is achieved with a 0 V to 15 V and back to 0 V voltage double sweep. An unusual electrical characteristic of SiO<sub>x</sub>based RRAM is the backward-scan effect where the duration of the reverse sweep during electroforming or reset determines whether a state change occurs. We have proposed a resistive switching model involving the transformation between a hydrogen bridge (Si-H-Si) defect in the LRS and a hydrogen doublet (Si-HH-Si) defect in the HRS driven by proton (H<sup>+</sup>) transfer.<sup>22,23</sup> In this model, electron de-trapping from Si-HH-Si initiates H<sup>+</sup> emission to form Si-H-Si during the set process, and electron tunneling or thermal energy induces the capture of H<sup>+</sup> by Si-H-Si to re-form Si-HH-Si during the reset process. At large applied voltage (>  $\sim 5$  V), the reset process dominates over the set process, and the device is reset to a HRS if the applied voltage is quickly dropped to zero. However, if the backward DC sweep is too slow, when the voltage drops below  $\sim 5 \text{ V H}^+$  emission from Si-HH-Si (set process) can dominate H<sup>+</sup> capture by Si-H-Si (reset process) so that a change in state from HRS to LRS occurs, thus leading to the backward-scan effect. In the voltage sweep measurement result, Fig. 1(a), the set process shows a very sharp current increase at V<sub>set</sub>. Based on this observation, an intuitive hypothesis would describe the set process as being a one-step physical phenomenon that instantaneously changes the resistance of the device from a high value to a low value. However, such a hypothesis is in contradiction with a previously reported compliance current study,<sup>15</sup> where it was found that device resistance could be controlled by adjusting the compliance current limit during the set process to achieve multiple resistance/memory states. Such a discrepancy suggests that the steep current increase measured by the voltage sweep is not providing enough detailed information to fully understand the set process of the  $SiO_x$  RRAM device.

To further understand the set process, current sweep measurements were performed to better characterize the SiO<sub>x</sub> RRAM set process. Fig. 1(b) shows the current sweep measurement result for RRAM device switching from HRS to LRS. The x-axis is the applied current and the y-axis on the left is the measured voltage across the device. The y-axis on the right is the measured conduction current through the device. As expected, the measured conduction current is the same as the applied current. However, as discussed in more detail later, at conduction current ~7 mA, the measured conduction current drops suddenly. The same device was used for both voltage and current sweep measurements, where the device was previously switched to HRS using the same 0 V to 10 V voltage sweep so that both measurements characterize the same physical resistive switching phenomenon.

It may be noted that there are several voltage peaks and valleys in the current range between  $3 \times 10^{-6}$  A and  $2 \times 10^{-3}$  A in Fig. 1(b). Each peak to valley transition indicates that the voltage across the device has decreased dramatically whereas the conduction current remained the same. In other words, the resistance of the device decreased multiple times during the set process. It was also observed that each current peak occurred at a consistent voltage level, defined as the Trigger Voltage (V<sub>trigger</sub>), which is about 3.2 V, which is closed to the set voltage value obtained using the voltage sweep.<sup>15</sup>

The steep voltage rise at conduction current  $\sim$ 7 mA observed in the current sweep indicates the onset of device reset. Due to the self-compliant nature of the SiO<sub>x</sub>-based RRAM device,<sup>24</sup> the reset voltage is larger than the set voltage. We have observed similar behavior when varying the gate voltage of a MOSFET in series with the RRAM device in order to control the external resistance of the circuit.<sup>24</sup> For MIS devices, contact resistance between the probe and TaN top electrode can be relatively large due to the high hardness



FIG. 1. (a) Voltage sweep I–V plot showing resistive switching behaviors of the SiO<sub>x</sub>-based RRAM device. Set voltage  $V_{set}$  and reset voltage  $V_{reset}$  are identified in the plot. The inset shows the electroforming I-V curve using a forward/reverse voltage sweep. The DC voltage sweep sequences are as follows. (1) Electroforming with a voltage sweep from 0 V to 15 V and back to 0 V. After electroforming the device is in LRS. (2) Reset process with a voltage sweep from 0 V to 5 V and back to 0 V. (b) Current sweep V-I plot for the same device with trigger voltage  $V_{trigger}$  and reset voltage  $V_{reset}$  identified.

This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP: 128.83.205.53.On: Mon. 27. Jul 2015 19:23:18

of the TaN material, and the heavily doped Si substrate further increases the external series resistance. As a result, there is a larger voltage drop across the series resistance in the MIS devices, and therefore MIS devices require higher applied voltage to initiate the reset process. The reset process takes place when the voltage reaches a threshold level (i.e., reset voltage of 5.1 V in this example),<sup>17</sup> and the resistance begins to increase while the conduction current decreases. After the set process, the device stays in the LRS. Further increase in force current causes the device to reset. And beyond the reset point, applied current and conduction current (red curve in Fig. 1(b)) are no longer the same. Any further increase in applied current causes the voltage across the device to increase until it reaches the voltage compliance limit, which in this case is 10 V. Above this point, the conduction current stayed at  $10^{-3}$  A, the same value as measured by the voltage sweep in Fig. 1(a). The reset voltages obtained using voltage sweep (5.1 V) and current sweep (5.0 V) are in good agreement.

A CC study was then performed on the same device. The RRAM device was first switched to HRS using a 0 V to 10 V DC voltage sweep. Then, a 0 V to 4 V DC voltage sweep with varying compliance current  $(4 \times 10^{-5} \text{ A}, 3 \times 10^{-4} \text{ A}, \text{ no compliance})$  was used to switch the device to different memory states. The intermediate resistance states achieved by switching the device with compliance current were also observed during the current sweep measurement (see Fig. 2). This not only suggests that current sweep is a viable method to achieve multiple memory states in a single device but also proves to be more informative when characterizing the set behavior of the SiO<sub>x</sub>-based RRAM device. Note that we did not observe any degradation issues for either switching technique, which may be due to the "selfcompliant" nature of the device.

It may also be noted that the set property of the  $SiO_x$ -based RRAM device exhibits some variation. As shown in Fig. 3, three different devices fabricated on the same wafer showed a variety of set behaviors captured by current sweep measurements. As the current is ramped-up, the voltage always reaches the same trigger voltage ( $\sim$ 3.2 V) when the set transition occurs (e.g., the voltage drop). This finding agrees with the hydrogenated defect-switching model for SiO<sub>x</sub>-based



FIG. 2. Current sweep I-V plot with overlaying compliance current result (CC:  $4 \times 10^{-5}$  A,  $3 \times 10^{-4}$  A, none).

RRAM devices, where the energy level of switching defects in SiO<sub>x</sub> dictates the same trigger voltage no matter where the defects are located in the filament.<sup>19</sup> The number of transitions, on the other hand, is found to vary from device to device. For example, Device I exhibits only one transition, but Devices II and III have 4 and 8 transitions, respectively. This may be the result of varying defect distributions generated by the electroforming process for each device. In other words, there is a distribution of defects within the switching or the "gap" region along the filament which transform between the conductive hydrogen bridge defect (responsible for the LRS) and the non-conductive hydrogen doublet defect (responsible for the HRS).<sup>19</sup> Therefore, the number of switching defects and their distribution within the gap determines whether the set process shows a single large transition (for the case of a single defect group in the gap) or multiple smaller transitions (for the case of continuously distributed defects), as shown in the insets of Fig. 3.

A review of electroforming mechanisms would help explain how the random nature of the percolation pathway can lead to the observed variation in the set process. Electroforming in SiO<sub>x</sub> materials is thought involve oxygen reduction mechanisms that create a Si-rich conductive filament (CF).<sup>11,20,21</sup> The canonical view of the oxygen reduction process can be summarized as follows. Under the high electric fields applied during electroforming, high-energy electron impacts break Si-O bonds to release O<sup>2-</sup> ions and form Si-Si oxygen vacancy defects, leading to a percolation pathway that can cause stress induced leakage current, dielectric soft breakdown, and time dependent dielectric breakdown.<sup>25,26</sup> It can also lead to oxide hard breakdown when a critical defect density is reached.<sup>24</sup> It is reasonable to expect that similar percolation pathways are created by the electroforming process. However, a percolation pathway formed by Si-Si defects alone cannot explain unipolar reversible switching in SiO<sub>x</sub> materials.<sup>19</sup> Hydrogen is ubiquitous in SiOx materials and is often considered to be an intrinsic defect.<sup>25,27</sup> The hydrogen bridge (Si-H-Si) has been identified as the most likely defect responsible for stress induced leakage current,<sup>25</sup> and its inter-conversion product can potentially promote the oxygen reduction reaction.<sup>14,19</sup> Previous reports have described in detail how defects along the CF may transform between the hydrogen bridge (Si-H-Si) and the hydrogen doublet (Si-H H-Si) through proton exchange reactions with a water molecule, and how such localized transformations provide a reasonable model of resistive switching in  $SiO_x$  materials.<sup>18,19</sup> The good endurance and retention properties of SiOx-based RRAM suggest that the hydrogenated defect clusters remain localized and do not migrate after the electroforming process is complete. Therefore, the spatial distribution of defects in the switching region is determined primarily by the electroforming process, and the number of defects that participate in reversible switching will determine how many transitions are observed during the set process. As a result, a larger number of defects will likely be associated with a higher number of set transitions, as observed in Fig. 3.

In practice, the ability to discern multiple resistance states will require the ability to clearly distinguish each resistance state from other states, which typically means that there



FIG. 3. Current sweep V-I plots for: (a) Device I; (b) Device II; and (c) Device III. The insets show the hypothesized hydrogenated defect distributions within the switching "gap" region corresponding to each device.

should be at least 1 order of magnitude separation between the resistance values of multiple states. Thus, it is important to characterize how many discrete memory states (resistance levels) can be programed using either a compliance-currentlimited voltage sweep or the current sweep method. The continuously distributed defects in Device III (Fig. 3(c)) would definitely favor more discrete states, while the single defect in Device I (Fig. 3(a)) may only result in a single pair of resistance states. Voltage sweep measurements with compliance current limits varying over a range from  $10^{-6}$  A to  $10^{-3}$  A were performed on Devices I, II, and III. The results shown in Fig. 4 confirm the correlation between set behavior and the number of achievable discrete memory states, which are presumably due to different defect distributions in the three devices. Device III achieved a total of 6 different resistance levels, whereas Device I only achieved 2. Clearly, Device III would outperform Device II and Device I for applications requiring multiple bits per cell. Due to the random nature of percolation pathway electroforming, it may be challenging to develop a specific process or a certain electroforming procedure that would consistently lead to the multiset behavior exhibited by Device III. In our future work, we will investigate various forming gas anneals and electroforming in a hydrogen containing ambient in order to controllably provide varying distributions of hydrogenated defects as possible methods to achieve repeatable multi-state operation.



FIG. 4. Measured current at 1 V (memory state) for Devices I, II, and III after being set with varying compliance currents  $(10^{-6} \text{ A to } 10^{-3} \text{ A})$  plotted against the compliance current limit.

In conclusion, current sweep measurements on  $SiO_x$  RRAM devices show very different set behaviors as compared to voltage sweep measurements, where multiple resistance steps were clearly identified by the current sweep. This phenomenon is in agreement with a previous compliance current study and suggests that current sweeps provide a more precise characterization of the set process. By investigating the set behavior of different devices, it was found that the number of resistance steps can change dramatically from device to device. This variation was attributed to the random nature of percolation pathway during electroforming. Finally, our results show how a continuous defect distribution has the potential advantage of achieving multi-bit memory storage and described possible methods for optimizing the defect distribution using hydrogen-based anneals.

- <sup>1</sup>D. Kahng and S. M. Sze, IEEE Trans. Electron Devices 14, 629 (1967).
- <sup>2</sup>J. D. Blauwe, IEEE Trans. Nanotechnol. 1, 72 (2002).
- <sup>3</sup>L. W. Feng, C. Y. Chang, T. C. Chang, C. H. Tu, P. S. Wang, Y. F. Chang, M. C. Chen, and H. C. Huang, Appl. Phys. Lett. **95**, 262110 (2009).
- <sup>4</sup>S. Lai, IEDM Tech. Dig. **2003**, 255, 10.1.1–10.1.4.
- <sup>5</sup>B. N. Engel, J. Akerman, B. Butcher, R. W. Dave, M. DeHerrera, M. Durlam, G. Grynkewich, J. Janesky, S. V. Pietambaram, N. D. Rizzo, J. M. Slaughter, K. Smith, J. J. Sun, and S. Tehrani, IEEE Trans. Magn. 41, 132 (2005).
- <sup>6</sup>L. Goux, G. Russo, N. Menou, J. G. Lisoni, M. Schwitters, V. Paraschiv, D. Maes, C. Artoni, G. Corallo, L. Haspeslagh, D. J. Wouters, R.
- Zambrano, and C. Muller, IEEE Trans. Electron Devices **52**, 447 (2005). <sup>7</sup>X. Wu, P. Zhou, J. Li, L. Y. Chen, H. B. Lv, Y. Y. Lin, and T. A. Tang,
- Appl. Phys. Lett. 90, 183507 (2007). <sup>8</sup>A. Chen, S. Haddad, Y.-C. Wu, T.-N. Fang, Z. Lan, S. Avanzino, S.
- Pangrle, M. Buynoski, M. Rathor, W. Cai, N. Tripsas, C. Bill, M. VanBuskirk, and M. Taguchi, IEDM Tech. Dig. **2005**, 746.
- <sup>9</sup>M. C. Chen, T. C. Chang, C. T. Tsai, S. Y. Huang, S. C. Chen, C. W. Hu, S. M. Sze, and M. J. Tsai, Appl. Phys. Lett. **96**, 262110 (2010).
- <sup>10</sup>D. C. Kim, S. Seo, S. E. Ahn, D.-S. Suh, M. J. Lee, B.-H. Park, I. K. Yoo, I. G. Baek, H.-J. Kim, E. K. Yim, J. E. Lee, S. O. Park, H. S. Kim, U-In. Chung, J. T. Moon, and B. I. Ryu, Appl. Phys. Lett. 88, 202102 (2006).
- <sup>11</sup>J. Yao, Z. Sun, L. Zhong, D. Natelson, and J. M. Tour, Nano Lett. **10**, 4105–4110 (2010).
- <sup>12</sup>J. Yao, L. Zhong, D. Natelson, and J. M. Tour, Appl. Phys. Lett. 93, 253101 (2008).
- <sup>13</sup>Y. T. Chen, B. Fowler, Y. Wang, F. Xue, F. Zhou, Y. F. Chang, P. Y. Chen, and J. C. Lee, IEEE Electron Device Lett. **33**, 1702 (2012).
- <sup>14</sup>Y. Wang, B. Fowler, Y. T. Chen, F. Xue, F. Zhou, Y. F. Chang, and J. C. Lee, Appl. Phys. Lett. **101**, 183505 (2012).
- <sup>15</sup>Y. F. Chang, P. Y. Chen, B. Fowler, Y. T. Chen, F. Xue, Y. Wang, F. Zhou, and J. C. Lee, J. Appl. Phys. **112**, 123702 (2012).
- <sup>16</sup>Y. F. Chang, Y. T. Chen, F. Xue, Y. Wang, F. Zhou, B. Fowler, and J. C. Lee, Appl. Phys. Lett. **101**, 052111 (2012).

- <sup>17</sup>F. Zhou, Y. F. Chang, K. Byun, B. Fowler, and J. C. Lee, Appl. Phys. Lett. 105, 133501 (2014).
- <sup>18</sup>F. Zhou, Y. F. Chang, Y. Wang, Y. T. Chen, F. Xue, B. Fowler, and J. C. Lee, Appl. Phys. Lett. **105**, 163506 (2014).
- <sup>19</sup>Y. F. Chang, B. Fowler, Y. C. Chen, Y. T. Chen, Y. Wang, F. Xue, F. Zhou, and J. C. Lee, J. Appl. Phys. **116**, 043708 (2014).
- <sup>20</sup>A. Mehonic, S. Cueff, M. Wojdak, S. Hudziak, O. Jambois, C. Labbe, B. Garrido, R. Rizk, and A. J. Kenyon, J. Appl. Phys. **111**, 074507 (2012).
- <sup>21</sup>Y. Wang, K. Chen, X. Qian, Z. Fang, W. Li, and J. Xu, Appl. Phys. Lett. 104, 012112 (2014).
- <sup>22</sup>Y. F. Chang, B. Fowler, Y. C. Chen, Y. T. Chen, Y. Wang, F. Xue, F. Zhou, and J. C. Lee, J. Appl. Phys. **116**, 043709 (2014).
- <sup>23</sup>Y. F. Chang, L. Ji, Z. J. Wu, F. Zhou, Y. Wang, F. Xue, B. Fowler, T. Y. Edward, P. S. Ho, and J. C. Lee, Appl. Phys. Lett. **103**, 033521 (2013).
- <sup>24</sup>Y. F. Chang, L. Ji, Y. Wang, P. Y. Chen, F. Zhou, F. Xue, B. Fowler, T. Y. Edward, and J. C. Lee, Appl. Phys. Lett. **103**, 193508 (2013).
- <sup>25</sup>P. E. Blöchl, Phys. Rev. B **62**, 6158 (2000).
- <sup>26</sup>J. Suñé and E. Wu, IEEE IEDM Tech. Dig. **2005**, 388.
- <sup>27</sup>S. Lombardo, J. H. Stathis, B. P. Linder, K. L. Pey, F. Palumbo, and C. H. Tung, J. Appl. Phys. 98, 121301 (2005).