

HIGH-PERFORMANCE DIGITAL FILTER IN FPGA

SITI SUHAILA MOHD YUSOF

UNIVERSITI TEKNOLOGI MALAYSIA

HIGH-PERFORMANCE DIGITAL FILTER IN FPGA

SITI SUHAILA MOHD YUSOF

A project report submitted in partial fulfilment of the
requirements for the award of the degree of
Master of Engineering (Electrical – Microelectronics and Computer System)

Faculty of Electrical Engineering
Universiti Teknologi Malaysia

JUNE 2013

*Specially dedicated to my beloved family, lecturers and friends
for the guidance, encouragement and inspiration throughout my journey of education*

ACKNOWLEDGEMENT

First of all, I would like to put on record my indebtedness to my project supervisor and mentor, Prof. Dr. Mohamed Khalil bins Hj Mohd Hani for his guidance and teachings throughout the progress of this project. He has not only provided me with many opportunities to learn more and gain experiences in this field of study, but also taught me the fundamentals of a good technical documentation. This report would not have been successful without his advice.

I would also like to express my gratitude to all authors and experts whose research results and findings that I have been referring to that provides crucial knowledge and clarifications in completing this project.

Special thanks to Intel Microelectronics (M) Sdn. Bhd. for funding my studies. I would like to thank my manager Ng, Chin Leng as well as my colleagues who had provided me with help and support throughout the duration of my studies. I would also want to extend my gratitude to my classmates, especially Lim Ee Ric, Baba, Beenal and Kam Kok Horng for all the knowledge sharing.

Last but not least, I would like to thank my direct family for giving me the support and encouragement throughout my studies.

ABSTRACT

Digital filtering algorithms are most commonly implemented using general purpose digital signal processing chips for audio applications, or special purpose digital filtering chips and application-specific integrated circuits (ASICs) for higher rates. Based on the study digital filter which is Infinite Impulse Response (IIR) filter, the filter is generally used in the lower sample rates, that is less than 200 kHz (2009) [2]. These filters are used over a wide range of sample rates and are well supported in terms of tools, software, and IP cores. In this research, a high performance and area optimized infinite impulse response (IIR) filter realization in field programmable gate arrays (FPGAs) is proposed. The advantages of the FPGA approach to digital filter implementation include higher sampling rates than are available from traditional DSP chips, lower costs than an ASIC for moderate volume applications, and more flexibility than the alternate approaches. Since many current FPGA architectures are in-system programmable, the configuration of the device may be changed to implement different functionality if required. The main goal of this project is to mapping data flow graphs (DFGs) from the BiQuad architecture direct form II of Infinite Impulse Response filtering algorithms into application specific structure is considered. This filter realizes BiQuad Methods was structured with the high throughput, high clock frequency (Fmax), low Critical Path Delay (CPD), and low Latency (L). Optimization method is proposed which provides designing pipelined structures, concurrent, minimal resource utilization and minimized sensitivity to truncation errors. A digital filter which is compatible with simulation tool (software) Verilog HDL Quartus II and Matlab presented in preliminary results chapter 5.

Keywords – Digital IIR filter, FPGA, Verilog HDL, MATLAB, and Quartus II.

ABSTRAK

Digital penapisan algoritma adalah yang paling biasa dilaksanakan dengan menggunakan tujuan umum digital cip pemprosesan isyarat untuk aplikasi audio, atau tujuan digital cip penapisan khas dan litar bersepadu khusus aplikasi (ASIC) untuk kadar yang lebih tinggi. Berdasarkan kajian penapis digital yang mana Impulse Response Infinite (IIR) biasanya digunakan dalam kadar sampel yang lebih rendah, dan kurang daripada 200 kHz (2009) [2]. Penapis ini digunakan dalam pelbagai kadar sampel dan disokong dari segi alat, perisian, dan teras IP. Dalam kajian ini, infinite impulse response (IIR) dioptimumkan menggunakan field programmable gate arrays (FPGAs) dicadangkan. Kelebihan pendekatan FPGA untuk pelaksanaan penapis digital termasuk kadar sampel yang lebih tinggi daripada yang boleh didapati dari tradisional cip DSP, kos yang lebih rendah daripada satu ASIC untuk aplikasi jumlah yang sederhana, dan lebih fleksibel daripada pendekatan alternatif. FPGA memang telah banyak digunakan dalam sistem diprogramkan, konfigurasi peranti ini boleh diubah untuk melaksanakan fungsi yang berbeza jika diperlukan. Matlamat utama projek ini adalah untuk pemetaan graf aliran data (DFGs) daripada BiQuad bentuk langsung II. Menyedari Kaedah BiQuad telah distrukturkan dengan pemprosesan yang tinggi, dan frekuensi yang tinggi (F_{max}), tempoh masa yang rendah (CPD), dan Latency yang rendah (L). Kaedah pengoptimuman adalah dicadangkan yang menyediakan bentuk struktur saluran maklumat, serentak, penggunaan sumber yang minimum dan sensitiviti dikurangkan kepada kesilapan pemangkasan. Satu penapis digital yang serasi dengan simulasi alat (perisian) Verilog HDL Quartus II dan Matlab dibentangkan dalam keputusan awal bab 5.

Kata Kunci – Penapis IIR , FPGA, Verilog HDL, MATLAB, dan Quartus II.