

PIEZOTRONIC DEVICES AND INTEGRATED SYSTEMS

A Dissertation
Presented to
The Academic Faculty

by

Wenzhuo Wu

In Partial Fulfillment
of the Requirements for the Degree
Doctor of Philosophy in the
School of Materials Science and Engineering

Georgia Institute of Technology
May, 2013

PIEZOTRONIC DEVICES AND INTEGRATED SYSTEMS

Approved by:

Dr. Zhong Lin Wang, Advisor
School of Materials Science and
Engineering
Georgia Institute of Technology

Dr. David McDowell
School of Materials Science and
Engineering/Woodruff School of
Mechanical Engineering
Georgia Institute of Technology

Dr. Yulin Deng
School of Chemical & Biomolecular
Engineering
Georgia Institute of Technology

Dr. Preet Singh
School of Materials Science and
Engineering
Georgia Institute of Technology

Dr. Russell D. Dupuis
School of Electrical and Computer
Engineering
Georgia Institute of Technology

Date Approved: December 5, 2012

To my mother

ACKNOWLEDGEMENTS

Neither my life in these past four years, nor myself, nor this thesis would be the same without the help and company of many people.

First of all, I would like to thank my advisor, Prof. Zhong Lin Wang, for his scientific vision in conducting pioneering research, his encouragement and guidance during my PhD study, and his constant, generous and unreserved support for my life. I have learnt a lot from Prof. Wang during the past four years, both professionally and personally. Whenever I feel depressed and frustrated, the inspiring encouragements from Prof. Wang always lead me to the right direction with his unique foresight. I also sincerely thank Prof. Wang and his family for their care of me, not only in my academic research and study, but also in my personal life, which means a lot to me. Without these supports, guidance and care, I could not have gone thus far.

I would also like to express my sincere appreciation to members of my dissertation committee, Prof. David McDowell, Prof. Yulin Deng, Prof. Russell D. Dupuis and Prof. Preet Singh for the precious time, patience and invaluable advices which they generously offer. I also thank the professors from different departments who have instructed the courses I took.

I am also very fortunate to receive help from a lot of people during my PhD endeavors. My group members helped me a lot during the past four years. Special thanks to Dr. Yong Ding, Mr. Tiejun Zhang, Ms. Yolande, Ms. Karen Mayo, Ms. Susan Bowman and others for kindly providing technical support and assistance. Dr. Jinhui Song and Dr. Yaguang Wei acted as my immediate mentors during the first two years of

my PhD study and have been providing invaluable advice since then. I have learned a lot from both of them. We also have several collaboration work crystallized. Sincere thanks go to Dr. Wei, Dr. Song and Dr. Rusen Yang as well as their families for their kindly care of me. Many thanks to Drs. Xudong Wang, Wenjie Mai, Jin Liu, Melanie Kirkham, Ben Weintraub, Chen Xu, Yong Qin, Youfan Hu, Minbaek Lee, Sangmin Lee and others for the precious discussions on research and various other aspects. I would like to mention my appreciation to my fellow graduate students and alumni of Prof. Wang's group, Fengru Fan, Fan Bai, Yifan Gao, Cheng Li, Xiaonan Wen, Long Lin, Hao Fang, Su Zhang, Yue Shen, Yi Xi, Ken Pradel and others for the wonderful company and friendship they have provided. Among many others, I have been enjoying your company in a social setting just as much as your scientific input in the lab.

I am appreciative of the constant encouragement and company from all my good friends. Thanks for being such good friends and being there for me, when I need it. Thanks to those who I have left out unintentionally but have helped in any way or contributed to my life and study.

Finally and most importantly, I want to thank my family for always quietly watching out for me, patiently loving me, and sparing advice and support, when I need them most. I would like to especially thank my mother, for the care and the love which she has given unconditionally with her persistence and aspiration. I would not be who I am if it wasn't for you.

TABLE OF CONTENTS

	Page
ACKNOWLEDGEMENTS	iv
LIST OF TABLES	ix
LIST OF FIGURES	x
LIST OF ABBREVIATIONS	xix
SUMMARY	xx
<u>CHAPTER</u>	
1 INTRODUCTION	1
1.1 Complementing device miniaturization with functional diversification	1
1.2 Interface between electronics and human/ambient	2
1.3 Thesis outline	4
2 PIEZOPOTENTIAL AND PIEZOTRONIC EFFECT	6
2.1 Piezopotential	6
2.1.1 Piezopotential distribution in transversely deflected NW	9
2.1.2 Piezopotential distribution in axially strained NW	13
2.1.3 Piezopotential distribution in doped semiconductor NW	15
2.2 Piezotronic effect	18
2.2.1 Effect of piezopotential on metal-semiconductor contact	18
2.2.2 Effect of piezopotential on p-n junction	22
2.3 Summary	27
3 RATIONAL SYNTHESIS OF ZINC OXIDE NANOWIRE AND ARRAY	28
3.1 Physical-vapor-deposition (PVD) method	29
3.1.1 Vapor-solid (VS) process	29

3.1.2	Vapor-solid-solid (VSS) process	32
3.1.3	Pulsed laser deposition (PLD) method	36
3.2	Solution-phase hydrothermal (HT) method	39
3.2.1	General growth mechanism	39
3.2.2	Wafer-scale high-throughput ordered growth of vertically aligned ZnO NWs array	40
4	STRAIN-GATED PIEZOTRONIC LOGIC NANODEVICES	55
4.1	Background	56
4.2	Strain-gated transistor (SGT)	56
4.2.1	Calculation of strain for ZnO strain gated logic devices	58
4.2.2	Characteristics of SGT	58
4.2.3	Working principle of SGT	59
4.2.4	Comparison between SGT and traditional field-effect-transistor (FET)	64
4.3	Strain-gated inverter (SGI)	66
4.3.1	Fabrication and operation of SGI	66
4.3.2	Characterization of SGI	67
4.4	Strain-gated universal logic gates	71
4.5	Summary	74
5	PIEZOTRONIC NANOWIRE BASED RESISTIVE SWITCHES AS PROGRAMMABLE ELECTROMECHANICAL MEMORIES	76
5.1	Background	80
5.2	Structure and fabrication of piezoelectrically-modulated resistive memory	77
5.3	Characterization of PRM	79
5.3.1	Electro-mechanical characterization	79
5.3.2	Effect of plasma pre-treatment	81

5.3.3	Temperature-dependent I - V measurements	84
5.3.4	Stain-modulated hysteretic switching of PRM cell	90
5.3.5	Operation of PRM cell as electromechanical memory	95
6	PIXEL-ADDRESSABLE TRANSPARENT-AND-FLEXIBLE MATRIX OF VERTICAL-NW PIEZOTRONIC TRANSISTORS FOR TACTILE IMAGING	99
6.1	Background	99
6.2	Materials, working principles and design strategies	100
6.2.1	Fabrication of SGVPT array	102
6.2.2	Structure characterization of SGVPT array	103
6.3	Single-channel and full array response characterization	107
6.3.1	Single-channel response characterization	107
6.3.2	Full-array response characterization	111
6.4	Summary	113
7	CONCLUSION	115
	APPENDIX A: PROCESSING SCHEME FOR FABRICATING 3D VERTICAL PIEZOTRONIC TRANSISTORS ARRAY	119
	REFERENCES	121
	VITA	140

LIST OF TABLES

	Page
Table 1: One kind of transition changes the on/off status for all four SGTs, such as the case happening in the first two columns of Table S1 (with purple color). The other kind of transition changes the on/off status for only two SGTs, like the cases happening in the last four columns of Table S1 (with bluish color). The two numbers in the quotation marks represent the logic levels for strain inputs on the SGIs in a ZnO NW strain gated NAND gate.	73
Table 2: One kind of transition changes the on/off status for all four SGTs, such as the case happening in the first two columns of Table S2 (with purple color). The other kind of transition changes the on/off status for only two SGTs, like the cases happening in the last four columns of Table S2 (with bluish color). The two numbers in the quotation marks represent the logic levels for strain inputs on the SGIs in a ZnO NW strain gated NOR gate.	73

LIST OF FIGURES

	Page
Figure 1: Future perspective of electronics beyond Moore's law. The vertical axis represents a miniaturization and increase of device density, CPU speed and memory capacity. The horizontal axis represents the diversity and functionality for personal and portable electronics. The future of electronics is an integration of CPU speed and functionality.	2
Figure 2: Piezopotential in Wurtzite crystal. (a) Atomic model of the Wurtzite-structured ZnO. (b) Left, large-scale aligned ZnO nanowire (NW) arrays by solution based hydrothermal approach. Right, distribution of piezopotential along a ZnO NW under axial strain calculated by numerical methods. The growth direction of the NW is along c-axis.	7
Figure 3: Distribution of piezopotential in two typical configurations of NW devices. The color gradient represents the distribution of piezopotential in which red indicates positive piezopotential and blue indicates negative piezopotential.	8
Figure 4: Potential distribution for a ZnO NW with $d = 50$ nm and $l = 600$ nm experiencing a lateral bending force of 80 nN. (a) and (b) are the side and top cross-sectional (at $z_0 = 300$ nm) piezopotential output in the NW obtained by finite element calculation using fully coupled equations (1-4), while (c) is the cross-sectional piezopotential output calculated by analytical equation (8). (d) gives a comparison of the line-scan profiles from both (b) and (c), showing the accuracy of equation (8) and approximations applied for deriving it (blue line is for result obtained from full finite element method (FEM) and red line is for result given by equation (8)).	13
Figure 5: Numerical calculation results of the piezopotential distribution in a ZnO NW without considering the doping. (Top) An unstrained ZnO NW grown along c -axis. (Middle) Distribution of piezopotential together with deformed shape for the NW by stretching force and (Bottom) by a compressing force of same magnitude.	14
Figure 6: Numerical calculation results of the piezopotential distribution in a ZnO NW considering finite doping with donor concentration of $1 \times 10^{17} \text{ cm}^{-3}$. The dimension of the NW is: $a = 25$ nm, $l = 600$ nm and the external force is $f_y = 80$ nN. (a) Piezopotential distribution of the cross section at $x = 0$. (b) Cross section plot of the piezopotential at $z = 400$ nm. (c and d) Calculation results for the case without considering the doping inside ZnO NW. (c) shows the cross section plot of piezopotential at $x = 0$. (d) shows the cross section plot of the piezopotential at $z = 400$ nm.	17

- Figure 7: Calculated distribution of piezopotential in a p -type ZnO NW when transversely deflected. 17
- Figure 8: Schematic of an ideal metal/semiconductor contact. (a) Before forming the contact. (b) Creation of Schottky barrier after metal and semiconductor form close contact. 20
- Figure 9: Schematic of energy diagram illustrating the effect of piezopotential on modulating the metal-semiconductor characteristics. (a) Schottky barrier induced at the interface between metal and n -type piezoelectric semiconductor material, without strain applied. Black dots represent the free charge carriers in the bulk semiconductor. (b) With compressive strain applied, the negative piezoelectric polarization ionic charges induced near the interface (symbols with “-”) increases the local SBH. (c) With tensile strain applied, the positive piezoelectric polarization ionic charges induced near the interface (symbols with “+”) decreases the local SBH. The color gradients in (b) and (c) indicate the distribution of piezopotential, with red representing positive piezopotential and blue representing negative piezopotential. The band diagrams for the M-S contact with and without the presence of piezotronic effect are shown using red solid and black dashed curves, respectively. 21
- Figure 10: Schematic of energy diagram illustrating the effect of piezopotential on modulating characteristics of p - n homojunction. (a) Before the contact/junction is formed. Black dots and empty circles represent the free charge carriers in semiconductor. $E_{f,n}$ and $E_{f,p}$ are the Fermi levels in n -type and p -type materials respectively. E_0 and E_i are the vacuum level and intrinsic Fermi level. (b) Charge depletion regions forms when thermal equilibrium of the system is reached. Symbols “+” and “-” represent the ionized donors and acceptors in respective regions. (c) and (d) With strain applied, the piezoelectric polarization ionic charges are induced near the junction interface. The color gradients in (c) and (d) indicate the distribution of piezopotential, with red representing positive piezopotential and blue representing negative piezopotential. The band diagrams for the p - n junction with and without the presence of piezotronic effect are shown using red solid and black dashed curves, respectively. 24

Figure 11: Schematic of energy diagram illustrating the effect of piezopotential on modulating characteristics of p - n heterojunction. In (a) and (b), p -type semiconductor material has larger bandgap than n -type piezoelectric semiconductor material. (a) Positive piezoelectric polarization charges are induced near the junction interface and (b) negative piezoelectric polarization charges are induced near the junction interface. In (c) and (d), p -type semiconductor material has smaller bandgap than n -type piezoelectric semiconductor material. (c) Positive piezoelectric polarization charges are induced near the junction interface and (d) negative piezoelectric polarization charges are induced near the junction interface. The band diagrams for the p - n junction with and without the presence of piezotronic effect are shown using red solid and black dashed curves, respectively. 25

Figure 12: (a-d) A proposed growth mechanism for ZnO nanostructure via VS process. Adapted from ⁸⁹. (e) A single-NW device fabricated by forming contacts between the as-synthesized ZnO NW and metal electrodes (Ag paste). Inset: magnified view of the ZnO NW, which clearly shows the facets of the as-grown hexagonally structured NW. Scale bars: 10 μ m for (e) and 300 nm for the inset. 32

Figure 13: (a) Tilted-view (30 °) of vertically-aligned ZnO NWs array grown via VSS process. (b) Top view of site-specific growth of vertically-aligned ZnO NWs array via VSS process. Inset: zoom-in view of the as-grown samples. Images in (b) by courtesy of Dr. Y. G. Wei. 35

Figure 14: (a) Left: Tilted view of the as-grown NWs. The corresponding growth parameters are 795 °C, 4.5 Torr, Ar = 40 sccm, O₂ = 6 sccm, deposition time = 40 minutes, laser repetition frequency = 5 Hz. Right: PL spectra obtained for this sample. (b) Left: Tilted view of the as-grown NWs. The corresponding growth parameters are 795 °C, 4.1 Torr, Ar = 30 sccm, O₂ = 10 sccm, deposition time = 40 minutes, laser repetition frequency = 3 Hz. Right: PL spectra obtained for this sample. Images by courtesy of Dr. S. S. Lin. 38

Figure 15: (a) Schematics of experimental setup for the laser interference patterning. (b) The interference between beam 1 and beam 2 forms a grating pattern on the photoresist layer under a single laser pulse (10 ns) irradiation. (c) The sample is then rotated for 90 ° or at an arbitrary angle with a second exposure, and patterns of periodic nanodot arrays are formed on the photoresist layer or the substrate. The grating and nanodot patterns in b and c are fabricated on SU 8 via LIL approach and acquired by scanning probe microscope (SPM, Veeco Dimension 3100). 43

Figure 16: Schematics of the fabrication sequences of vertically aligned ZnO NW arrays using laser interference techniques. (a) Fabrication sequence using LIL approach for large-scale patterned vertically aligned ZnO NW arrays. (b) Optical image of a 2-inch Si wafer with SU 8 open-hole pattern over the whole surface area. The iridescence dispersion demonstrates the excellent periodicity over the entire wafer surface. (c) Top-view SEM image of patterned SU-8 film. Inset, zoom in top-view SEM image of patterned SU-8 film. (d) 45°-tilted-view SEM image of patterned SU-8 film. 45

Figure 17: The heteroepitaxial growth of vertically aligned ZnO NW arrays on GaN substrate via LIL approach. (a) and (b) Top-view SEM images of vertically aligned ZnO NW arrays on GaN substrate in large-scale uniform pattern at different magnifications. (c) and (d) 45°-tilted-view SEM images of vertically aligned ZnO NW arrays on GaN substrate in large-scale uniform pattern at different magnifications. 46

Figure 18: LIL-Patterned growth of ZnO NWs array on GaN substrate with different periods and sizes of opened-holes. (a) and (b) Top-view and 45° side-view SEM images of vertically aligned ZnO NWs array on GaN substrate with 200 nm opened-holes and 1 μm period synthesized at 85 °C. (c) and (d) Top-view and 45° side-view SEM images of vertically aligned ZnO NWs array on GaN substrate with 200 nm opened-holes and 1 μm period synthesized at 95 °C. (e), (f), (g) and (h) Top-view and 45° side-view SEM images of vertically aligned ZnO NWs array on GaN substrate with >1 μm period and 2.4 μm period synthesized at 80 °C. 48

Figure 19: The homoepitaxial growth of randomly aligned ZnO NWs array on a silicon wafer covered with a polycrystalline ZnO seed layer via LIL approach. (a) , (b) and (c) Top-view SEM images of randomly aligned ZnO NWs array on Si substrate in large-scale uniform pattern at different magnifications. 49

Figure 20: The homoepitaxial growth of large-scale vertically aligned ZnO NWs array via LIL approach on textured ZnO seed layer. (a) X-ray diffraction (XRD) measurements investigating the crystal structure and orientation as well as SEM image of the as-grown textured ZnO seed layer. (b) Cross-section of the as-grown dense textured ZnO layer. (c), (d) and insets, Top-view and 45°-tilted-view SEM images of vertically aligned ZnO NWs array on silicon substrate with textured ZnO layer in large-scale uniform pattern at different magnifications. 50

Figure 21: (a1-a3) Top-view SEM images of SU-8 patterns of different hole-opening sizes on Si substrate with textured ZnO seed layer, and the interference light fluence is 1.6, 3.2 and 6.0 mJ/cm^2 , respectively. (b1-b3) Simulated laser fluence distribution in SU-8 using the same laser fluencies as those in a1-a3. (c1-c3) Top-view SEM images of vertically aligned ZnO NW arrays, which follow the pre-defined pattern of SU-8 layer with high-fidelity. 52

Figure 22: Single ZnO NW strain-gated transistor (SGT). a) I_{DS} - V_{DS} output characteristic for a ZnO SGT device. b) I_{DS} - ϵ_g transfer characteristic for the same ZnO SGT device under three different V_{DS} bias values: 1 V, 0.75 V and 0.5 V. 58

Figure 23: I_{DS} - ϵ_g transfer characteristic for the ZnO SGT device under three different V_{DS} bias values: 1 V, 0.75 V and 0.5 V, respectively. The blue square defines the 1% gate strain window. (Inset) Pseudo transconductance for this ZnO NW SGT with VDS bias values of 1 V, 0.75 V and 0.5 V, respectively, from top to bottom. 59

Figure 24: The band structures of the ZnO NW SGT under different conditions for illustrating the mechanism of SGT. a) The band structure of a strain-free ZnO NW SGT at equilibrium with different barrier heights of Φ_S and Φ_D at the source and drain electrodes, respectively. b) The quasi-Fermi levels at the source ($E_{F,S}$) and drain ($E_{F,D}$) of the ZnO SGT are split by the applied bias voltage V_{bias} . c) With tensile strain applied, the SBH at the source side is reduced from Φ_S to $\Phi'_S \equiv \Phi_S - \Delta E_P$. d) With compressive strain applied, the SBH at the source side is raised from Φ_S to $\Phi''_S \equiv \Phi_S + \Delta E'_P$. 61

Figure 25: (a) Space charges distribution; (b) electric field and (c) energy band diagram for ideal metal-semiconductor Schottky contacts with the presence of piezoelectric polarization charges at applied voltage $V = 0$ (thermal equilibrium). Dashed lines indicate electric field and energy band with the absence of piezoelectric charges. Adapted from¹⁵⁸. 63

Figure 26: Schematics of (a) conventional thin-film based MOSFET and (b) a semiconductor NW based FET; Schematics of a SGT under tensile strain (c) and compressive strain (d), where the gate voltage which controls the channel width in MOSFET is replaced by a piezopotential that modulates the transport across the MS interface²¹. 65

Figure 27: Schematics and corresponding symbols of a ZnO NW strain-gated inverter (SGI) performing logic operations on corresponding input strain. 66

Figure 28: The strain-voltage transfer characteristic (SVTC) and noise margins of the ZnO NW SGI with $V_{DS} = 1$ V. Inset, optical picture of a ZnO NW SGI, with two SGTs and four connecting wires. 68

Figure 29: Transient analysis of the ZnO NW SGI. Low-to-high time t_{LH} and high-to-low time t_{HL} represent the minimum response time of the NW SGI. t_{LH} and t_{HL} for a typical ZnO-NW SGI are determined as 0.06s and 0.11s respectively. The maximum switching frequency is hence computed from $f_{max} = 1/(t_{HL} + t_{LH}) = 5.88$ Hz. The propagation delay t_P for the gate is the average time required for a change in the gate input strain to be reflected at the output, which is computed using the time intervals t_{PHL} and t_{PLH} from $t_P = (0.5)(t_{PHL} + t_{PLH}) = 0.249$ s. 69

- Figure 30: Temporal characteristics of current and voltage on a typical ZnO-NW SGI. The absolute charges for the two current spikes in the magnified part are $1.99 \times 10^{-11} \text{ C}$ (negative spike) and $2.97 \times 10^{-11} \text{ C}$ (positive spike), respectively. The current spikes resulted from current generating process in the NWs can be negative or positive here depending the sign of straining rate, while the spikes of I_{dp} should be all positive. Therefore, I_{dp} can be determined as around 50 pA using simple superposition calculation. 70
- Figure 31: Schematics and operations of ZnO NW strain-gated NAND and NOR logic gates. a1-a3) ZnO NW strain-gated NAND gate. b1-b3) ZnO NW strain-gated NOR gate. a.u., arbitrary units. 72
- Figure 32: a1) Schematic of a resistive-load ZnO NW NAND gate constructed from serial connection of two ZnO NWs. a2) Logic operations and experimental truth table of the resistive-load ZnO NW NAND logic gate. b1) Schematic of a resistive-load ZnO NW NOR gate constructed from parallel connection of two ZnO NWs. b2) Logic operations and experimental truth table of the resistive-load ZnO NW NOR logic gate. 74
- Figure 33: ZnO NW strain-gated XOR logic gate. a1-a2) Schematics of a ZnO NW XOR logic gate performing logic operations on strain and electrical inputs. b) Logic operations and experimental truth table of the ZnO NW strain-gated XOR logic gate. 75
- Figure 34: Effects of oxygen plasma treatment on electrical properties of ZnO PRM cells. (a) a1-a3 I - V characteristics of ZnO PRM cells after 30, 20 and 10 minutes oxygen plasma treatment. a1 Inset, Atomic force microscopy (AFM) image of one ZnO PRM cell. (b) Optical image of the large-scale as-fabricated PRM cells after printing transfer of ZnO NWs and lithography patterning of metal electrodes. (c) Statistical distributions of the $V_{th,S}$ and $V_{th,D}$ peaks for PRM cells with different periods of oxygen plasma treatment. Red, blue and black lines are for PRM cells with 30, 20 and 10 minutes oxygen plasma treatment, respectively. 78
- Figure 35: SEM image of the PRM cells array. 80
- Figure 36: I - V curves of PRM cells with argon plasma treatment. For PRM cells treated with argon plasma, the threshold voltages decreased and the conductance increased with respect to the pristine one, as the treatment time increased. The rectification disappeared in the I - V curve for PRM cell treated with 30 minute argon plasma. Inset, magnified plot for pristine PRM cell and cell with 10-minute argon plasma treatment. 81
- Figure 37: Morphology of ZnO NWs before and after plasma treatment. No obvious variations can be observed in morphology for ZnO NWs before and after plasma treatments. 83

- Figure 38: *I-V* characteristics of ZnO PRM cells after 30, 20 and 10 minutes oxygen plasma treatment. 84
- Figure 39: (a) *I-V* characteristics of ZnO PRM cell (10-minute oxygen plasma treatment) for 20 cycles. The non-volatile characteristic of the ZnO PRM cell with 10-minute oxygen plasma treatment can be seen here. (b) Retention cycle test of ZnO PRM cell (10-minute oxygen plasma treatment) for 20 cycles. 85
- Figure 40: Temperature-dependent *I-V* measurements of PRM cells at strain-free condition. (a) *I-V* characteristics of ZnO PRM cells at 300 K, 200 K and 90 K, respectively. (b) Dependence of threshold voltages on temperature. Both $V_{th,S}$ (in black) and $V_{th,D}$ (in red) increased in magnitudes almost linearly with the decreasing temperature. 87
- Figure 41: *I-V* characteristic for PRM cell in region O-B and D-O in Figure 40. The numerical fitting curves show $\ln(I)$ linearly depends on $V^{1/4}$, which indicate thermionic emission-diffusion dominates the transport at the reverse-biased barriers. 89
- Figure 42: *I-V* characteristics of PRM cell under sweeping of different rates. 90
- Figure 43: Strain-modulated hysteretic switching of PRM cell. (a) *I-V* characteristics of ZnO PRM cells under tensile, zero and compressive strains respectively. (b) Dependence of threshold voltages on applied strains. (c) Schematic of band-diagram of PRM cell under tensile strain. c1, Schottky barrier at drain side is forward biased. c2, Schottky barrier at drain side is reversely biased. Red solid lines represent band-diagrams after tensile strain is applied. Black dashed lines represent band-diagrams under strain free condition. 92
- Figure 44: (a) Strain-modulated hysteretic switching curves of PRM cell in a semi-logarithmic current scale. (b) Ratio of conductance at LRS and HRS for the PRM cell under different strains. The ratio of conductance at LRS and HRS remain steady at high values ($\sim 10^5$) under different strains, demonstrating the stable performance of the PRM cell. 94
- Figure 45: Write/read access of PRM cell as an electromechanical memory. 97

Figure 46: Schematic illustration, optical and SEM images, and topological profile image of 3D SGVPT array assembly. (a) Structural transformation from three-terminal configuration of wrap-gate 3D NW FET (left) into two-terminal configuration of SGVPT (right). (b) Schematic illustration of a 3D SGVPT array with pixel density of 92×92 and scheme for spatial profile imaging of local stress. (c) Equivalent circuit diagram of the 3D SGVPT array. (d) SEM image of SGVPT array taken after etching-back the SU 8 layer and exposing top surfaces of the ZnO NWs. Inset, 30° -tilt view of the exposed ZnO NWs for single pixel. (e) Topological profile image of the SGVPT array (Top view). Inset, 3D perspective view of the topological profile image reveals the vertical hierarchy of the SGVPT assembly in which the color gradient represents different heights. (f) Optical image of the transparent 3D SGVPT array on flexible substrate. 102

Figure 47: (a) Schematic illustration of processing steps for fabricating 3D vertical piezotronic transistors array on a PET substrate. (b) Optical micrographs of 3D vertical piezotronic transistors array on a PET substrate. Inset (right) shows magnified image of top Schottky contacts and single pixel after 3rd layer processing. 105

Figure 48: (a-d) Scanning electron micrographs of 3D vertical piezotronic transistors array encapsulated by SU 8, with top surfaces of ZnO NWs exposed. (a-c): Top views of three selected pixels with SU 8 etched back. (d): 30° tilted view of single pixel with top surfaces of ZnO NWs exposed. 106

Figure 49: Measured normal incidence transmission (T) spectra of 3D vertical piezotronic transistors array on a PET substrate. Inset: Optical image of 3D vertical piezotronic transistors arrays on a 4-inch PET substrate. 107

Figure 50: Single-channel line-scan (1×92) electrical measurement for SGVPT array device. (a) Topological profile images (top view) and the current response from these 23 pixels under 1 V bias with and without external stress applied to certain localized region. (b) Single-channel conductance measurement in temporal domain with and without pressure applied. (c) Current responses for pixel 46 under different pressures. Top right inset, current variations (red squares) and derived changes in SBHs (blue circles) for the reversed biased top contact, both versus the applied pressures. Bottom left inset, schematic band-diagram illustrating the change in SBH of the reversed biased top contact due to the modulation effect of strain-induced piezopotential. 108

Figure 51: Single-channel measurement confirming the piezotronic rather than piezoresistive characteristics of the conductivity change for SGVPT pixels under strain. 110

Figure 52: Tactile imaging by fully-integrated 92 x 92 SGVPT array. (a) Metrology mapping (Inset) and statistic investigation of the fully integrated SGVPT array without applying stress. (b) Current responses contour plot illustrating the capability of SGVPT array for imaging the spatial profile of applied stress. (c) Background noise test for the measurement system under 1 V bias. 112

Figure 53: Experimental setup for multichannel multiplexed measurement and programmed mechanical inputs. 113

LIST OF ABBREVIATIONS

CPU	central processing unit
CMOS	complementary metal-oxide-semiconductor
SEM	scanning electron microscope
MOSFET	metal-oxide-semiconductor-field-effect-transistor
PLD	pulse laser deposition
HMTA	hexamethylenetetramine
MEMS/NEMS	micro/nano-electromechanical-system
AFM	atomic force microscopy
FEM	finite element method
PDMS	polydimethylsiloxane
LED	light-emitting-diode
SBH	Schottky-barrier height
SGT	strain-gated transistor
SGI	strain-gated inverter
SVTC	strain-voltage transfer characteristic
PRM	piezotronic resistive memory
ITO	Indium tin oxide

SUMMARY

Novel technology which can provide new solutions and enable augmented capabilities to CMOS based technology is highly desired. Piezotronic nanodevices and integrated systems exhibit potential in achieving these application goals. By combining laser interference lithography and low temperature hydrothermal method, an effective approach for ordered growth of vertically aligned ZnO NWs array with high-throughput and low-cost at wafer-scale has been developed, without using catalyst and with a superior control over orientation, location/density and morphology of as-synthesized ZnO NWs. Beyond the materials synthesis, by utilizing the gating effect produced by the piezopotential in a ZnO NW under externally applied deformation, strain-gated transistors (SGTs) and universal logic operations such as NAND, NOR, XOR gates have been demonstrated for performing piezotronic logic operations for the first time. In addition, the first piezoelectrically-modulated resistive switching device based on piezotronic ZnO NWs has also been presented, through which the write/read access of the memory cell is programmed via electromechanical modulation and the logic levels of the strain applied on the memory cell can be recorded and read out for the first time. Furthermore, the first and by far the largest 3D array integration of vertical NW piezotronic transistors circuitry as active pixel-addressable pressure-sensor matrix for tactile imaging has been demonstrated, paving innovative routes towards industrial-scale integration of NW piezotronic devices for sensing, micro/nano-systems and human-electronics interfacing. The presented concepts and results in this thesis exhibit the potential for implementing novel nanoelectromechanical devices and integrating with MEMS/NEMS technology to achieve augmented functionalities to state-of-the-art CMOS technology such as active interfacing between machines and human/ambient as well as micro/nano-systems capable of intelligent and self-sufficient multi-dimensional operations.

CHAPTER 1

INTRODUCTION

1.1 Complementing device miniaturization with functional diversification

There has been an increasing demand in developing micro/nano-systems (MNS) for wireless and personal applications and it is predicted that the market for wireless sensor network (WSN) will grow rapidly from \$0.45 billion in 2011 to \$2 billion in 2021¹. In addition to the conventional technology trajectory of miniaturizing components dimensions for enhanced operation performance as per Moore's law, which has been the principal roadmap that drives and directs the advancement of information technology in the last few decades, enormous efforts have been recently focused on integrating individual micro/nano-devices with diversified functionalities into multi-functional MNS and further into large-scale networks for potential applications in ultrasensitive chemical sensing², remote and mobile environmental monitoring³, structural health monitoring⁴, homeland security⁵, portable/wearable biomedical devices and personal electronics^{6,7}. In order to fulfill these application promises, each device/system node within the network should consist of low power microcontroller unit, high-performance data processing/storage components, wireless signal transceiver, ultrasensitive micro/nano-electromechanical system (MEMS/NEMS) based sensors, and embedded energy powering units⁸⁻¹².

Integration of these discrete devices with dedicated functionality toward self-powered smart systems is prospected to be one of the major roadmaps for electronics¹³. The miniaturized dimensions of nanomaterials together with the capability of modulating their compositions and obtaining unprecedented properties compared to bulk counterparts in well-controlled manners not only exhibit the potential for addressing some of the critical challenges faced by silicon-based microelectronics as technology node advances,

but also enable the possibility of incorporating diversified functionalities which do not necessarily scale as per Moore's Law into the systems to complement digital signal/data processing with augmented functional capabilities, such as interactions between machine and human/environment (Figure 1). Numerous nodes of such device/system can be spatially distributed and embedded virtually anywhere ranging from remote field, civil structures, to even human body for fulfilling respective purposes.




Figure 1. Future perspective of electronics beyond Moore's law. The vertical axis represents a miniaturization and increase of device density, CPU speed and memory capacity. The horizontal axis represents the diversity and functionality for personal and portable electronics. The future of electronics is an integration of CPU speed and functionality¹⁴.

1.2 Interface between electronics and human/ambient

As the complement of digital signal/data processing, the aforementioned diversified functionalities include interaction between the device and ambient through appropriate transduction mechanism as well as embedded energy scavenging/storage

components for powering the device operations. In prospective applications such as prosthetics, artificial intelligence and robotics, electronic systems need to directly interface the ambient environment like the human body itself, which is abundant with activities and “signals” such as mechanical actions and electrical signals¹³. Transmission of electrical signals via neuron system inside human body have been investigated for decades and various approaches have been developed for interfacing neuron activities with silicon based electronics¹⁵⁻¹⁸. Mechanical actions, whereas, is not easy to be directly interfaced with silicon electronics without innovative design and approaches. Traditionally, signals from transducers sensitive to strain variation can be probed and acquired by electronic devices. These signals, however, cannot be directly utilized to control silicon electronics.

One major focus in current research of flexible electronics is to minimize and eliminate the effect of strain introduced by the substrate on the performance of the electronic components built on a substrate, which can be termed as the passive flexible electronics. On the other hand, the deformation introduced by the substrate can be utilized to induce electrical signals that can be used directly for controlling Si based electronics. A “mediator” or “translator” is needed for the conjunction of bio-mechanical action and operation of silicon based electronics. The piezotronics and piezo-phototronics are invented for such purposes, and they are considered as the active flexible electronics or bio-driven electronics¹⁹⁻²¹, which enables novel approach for directly generating digital signals and electronic control using mechanical actions.

The role anticipated to be played by piezotronics is similar to the mechanosensation in physiology²². Mechanosensation is a response mechanism to mechanical stimuli. The physiological foundation for the senses of touch, hearing and balance, and pain is the conversion of mechanical stimuli into neuronal signals; the former is mechanical actuation and the latter is electrical stimulation. For instance,

mechanoreceptors of the skin are responsible for touch while tiny cells in the inner ear are responsible for hearing and balance.

1.3 Thesis outline

This thesis consists of seven chapters. Following this introduction chapter is a discussion on the fundamental physics and concepts, such as piezopotential and piezotronic effect, in the field of piezotronics and related applications. The modulation effect of piezopotential on transport of charge carriers in metal-semiconductor contact and p - n junction, both of which are the essential building blocks for modern electronics, are also addressed and discussed in details in Chapter 2. Chapter 3 investigates the various synthesis processes for growing one-dimensional ZnO nanostructures for piezotronic applications. Synthesis methods based on vapor-solid (VS) and solution phase hydrothermal (HT) processes are discussed with more emphasis, since ZnO NWs obtained from VS process constitute the majority materials for fabricating single-NW based piezotronic applications, and ZnO NW arrays derived from HT process provide the material platform for realizing large-scale piezotronic array applications, particularly on flexible substrates. Other synthesis methods such as vapor-solid-solid (VSS) and pulsed laser deposition (PLD) processes are also discussed in Chapter 3 and their potential in realizing ZnO NWs array with high crystallinity, adjustable dopant type, doping levels and controllable bandgap engineering is also investigated. Chapter 4 demonstrates for the first time the piezotronic logic operations by utilizing the gating effect produced by piezopotential in a ZnO NW under externally applied deformation. Universal strain-gated logic operations such as NAND, NOR and XOR gates have been implemented by integration of ZnO NW based strain-gated transistors (SGTs). In contrast to the conventional CMOS logic units, the SGT based logic units are driven by mechanical agitation and rely only on n -type ZnO NWs without the presence of p -type semiconductor components. The mechanical-electronic logic units can be integrated with

NEMS technology to achieve advanced and complex functionalities in nanorobotics, microfluidics and micro/nano-systems, in which mechanical actions such as the movement of robots, fluidic flow and hydrostatic pressure induced in the micro-channels or micro-valves might be utilized for performing electromechanical logic operations for controlling and processing purposes. In Chapter 5, a novel nanoelectromechanical memory device has been presented. By utilizing the strain-induced polarization charges created at the semiconductor/metal interface under externally applied deformation as a result of piezotronic effect, the switching characteristics of the ZnO NW resistive switching devices can be modulated and controlled. It is further demonstrated that the logic levels of the strain applied on the memory cell can be recorded and read out for the first time utilizing the piezotronic effect, which has the potential for implementing novel nanoelectromechanical memories and integrating with NEMS technology to achieve micro/nano-systems capable of intelligent and self-sufficient multi-dimensional operations such as tactile sensing and imaging. As a critical step towards practical applications, Chapter 6 presents the first and by far the largest 3D array integration of vertical NW piezotronic transistors circuitry as active pixel-addressable pressure-sensor matrix for tactile imaging. The demonstrated highest spatial resolution and tactile sensitivity with the smallest pixel dimension and pitch size present the landmark breakthrough in implementing 3D piezotronic transistor arrays and pave innovative routes towards industrial-scale integration of NW piezotronic devices for sensing, micro/nano-systems and human-electronics interfacing. Finally, Chapter 7 concludes this thesis and provides discussions and prospects on potential future work in related field.

CHAPTER 2

PIEZOPOTENTIAL AND PIEZOTRONIC EFFECT

In order to realize augmented capabilities such as interfacing between machine and human/ambient, a direct control over the operation of electronic devices by mechanical action is highly desired. Since silicon-based CMOS devices operate via electrically-modulated charge transport process, it is necessary to utilize electric signal which can be generated by mechanical action.

2.1 Piezopotential

Piezoelectricity is a phenomenon which produces electrical potential in the material upon variations of applied pressure/stress. The piezoelectric effect can be interpreted as the linear electromechanical coupling/interaction between mechanical and electrical state in materials which lack inversion symmetry²³. Piezoelectricity has been observed in a wide range of materials from ceramics, synthetic polymers to biological materials in response to applied mechanical stress. The most well-known piezoelectric material is Perovskite -structured $\text{Pb}(\text{Zr}_x\text{Ti}_{1-x})\text{O}_3$ (PZT), which has numerous applications in electromechanical sensing, actuating and energy harvesting²⁴⁻²⁶. Traditionally, investigation and application of piezoelectric materials have been largely carried out by the ceramics community. PZT, however, is electrically-insulating and hence less useful for building electronic devices. In addition, the extremely brittle nature of ceramic PZT films and existence of lead impose issues such as reliability, durability and safety for long term sustainable operations and hinder its applications in areas such as biomedical devices.





Figure 2. Piezopotential in Wurtzite crystal. (a) Atomic model of the Wurtzite-structured ZnO. (b) Left, large-scale aligned ZnO nanowire (NW) arrays by solution based hydrothermal approach²⁷. Right, distribution of piezopotential along a ZnO NW under axial strain calculated by numerical methods²⁸. The growth direction of the NW is along c -axis.

On the other hand, semiconductor materials with Wurtzite structures such as ZnO, GaN, InN and ZnS also possess piezoelectric properties but are not as extensively utilized in piezoelectric sensors and actuators as PZT due to their relatively small piezoelectric coefficients²⁹. ZnO, for example, has a crystal structure with non-central symmetry, which naturally produces piezoelectric effect upon strained. The unique properties of ZnO, such as photo-excitation, biocompatibility and degradability³⁰, in addition to its semiconductor, pyroelectric and piezoelectric characteristics, enable the wide utilizations and applications of ZnO nanomaterials in sensing³¹, energy conversion and scavenging³², light-emitting diodes³³ and piezotronics^{11,29}.

Wurtzite ZnO crystal has a hexagonal structure with a large anisotropic property in c -axis direction and perpendicular to the c -axis. The Zn^{2+} cations and O^{2-} anions are tetrahedrally coordinated and the centers of the positive ions and negatives ions overlap

with each other. If a stress is applied at an apex of the tetrahedron, the centers of the cations and anions are relatively displaced, inducing a dipole moment (Figure 2a). A constructive addition of all the dipole moments within all of the units in the crystal results in a macroscopic potential drop along the straining direction in the crystal. This is the piezoelectric potential (*piezopotential*) (Figure 2b)²⁹.

Transversely deflected nanowire



Axially strained nanowire



Figure 3. Distribution of piezopotential in two typical configurations of NW devices. The color gradient represents the distribution of piezopotential in which red indicates positive piezopotential and blue indicates negative piezopotential.

Piezopotential is the strain-induced inner crystal field, which is created by non-mobile and non-annihilative ionic charges. Therefore piezopotential exists as long as the applied strain maintains. Piezopotential can also drive the flow of electrons in the external load when the materials are subjected to mechanical deformation, which is the fundamental of the nanogenerator^{34,35}. The distribution of piezopotential has been investigated based on two typical configurations of NW devices: transversely deflected NW and axially strained NW (Figure 3). The transversely deflected NWs are normally utilized in nanogenerator applications³², while the axially strained NWs are used in piezotronic applications on flexible substrates³⁰. The following sections will briefly discuss the fundamental theory for calculating the distribution of piezopotential in nanostructures without and with considering the presence of finite doping. The finite

conductivity possessed by the material can partially screen the regional piezopotential accordingly, but cannot completely cancel the effect of polarization charge due to the dielectric property of the material and the moderate doping level.

2.1.1 Piezopotential distribution in transversely deflected NW

Numerous efforts have been put into investigating piezoelectricity in one-dimensional nanostructures, including first-principle calculations^{36,37}, molecular dynamics (MD) simulations³⁸ and modeling based on continuum theory³⁹. However, it is rather cumbersome to implement first-principle theory and MD simulation for studying piezoelectricity in nanoscale system due to the huge number of atoms incorporated in these systems (typical dimension of a nanoscale system is ~ 50 nm in diameter and ~2 micron in length). The continuum model, however, is insightful since it provides the criterion for distinguishing between mechanically dominated regime and electro-statically dominated regime³⁹. Wang's group previously established a continuum model for evaluating the electrostatic potential in a laterally bent NW⁴⁰.

The configuration of laterally bent NW is commonly utilized in nanogenerator and potential novel piezotronic applications⁴¹⁻⁴³. The theoretical objective is to derive the relationship between the piezopotential distribution in a laterally bent NW and the dimensionality of the NW as well as the magnitude of the applied force at the tip. The governing equations for a static piezoelectric material include mechanical equilibrium equation (Equations 1), constitutive equation (Equations 2), geometrical compatibility equation (Equation 3) and Gauss equation of electric field (Equation 4)⁴⁰. The mechanical equilibrium condition when there is no body force $\vec{f}_e^{(b)} = 0$ acting on the nanowire is:

$$\nabla \cdot \sigma = \vec{f}_e^{(b)} = 0 \quad (1.1)$$

Here σ is the stress tensor, which is related to strain ε , electric field E and electric displacement D by constitutive equations:

$$\begin{cases} \sigma_p = c_{pq} \varepsilon_q - e_{kp} E_k \\ D_i = e_{iq} \varepsilon_q + \kappa_{ik} E_k \end{cases} \quad (1.2)$$

Here c_{pq} is the linear elastic constant, e_{kp} is the linear piezoelectric coefficient, and κ_{ik} is the dielectric constant. The contribution of spontaneous polarization resulting from the polar charges on the $\pm(0001)$ polar surfaces, which are the top and bottom ends of the NW, are not taken into consideration here in equation 1.2⁴⁴. By considering the C_{6v} symmetry of Wurtzite-structured ZnO crystal, c_{pq} , e_{kp} and κ_{ik} can be expressed in the following reduced forms:

$$c_{pq} = \begin{pmatrix} c_{11} & c_{12} & c_{13} & 0 & 0 & 0 \\ c_{12} & c_{11} & c_{13} & 0 & 0 & 0 \\ c_{13} & c_{13} & c_{33} & 0 & 0 & 0 \\ 0 & 0 & 0 & c_{44} & 0 & 0 \\ 0 & 0 & 0 & 0 & c_{44} & 0 \\ 0 & 0 & 0 & 0 & 0 & \frac{(c_{11} - c_{12})}{2} \end{pmatrix} \quad (2.1)$$

$$e_{kp} = \begin{pmatrix} 0 & 0 & 0 & 0 & e_{15} & 0 \\ 0 & 0 & 0 & e_{15} & 0 & 0 \\ e_{31} & e_{31} & e_{33} & 0 & 0 & 0 \end{pmatrix} \quad (2.2)$$

$$\kappa_{ik} = \begin{pmatrix} \kappa_{11} & 0 & 0 \\ 0 & \kappa_{11} & 0 \\ 0 & 0 & \kappa_{33} \end{pmatrix} \quad (2.3)$$

Meanwhile, strain ε_{ij} must also satisfy the geometrical constraint set by the compatibility equation:

$$e_{ilm} e_{jpq} \frac{\partial^2 \varepsilon_{mp}}{\partial x_l \partial x_q} = 0 \quad (3)$$

Here e_{ilm} and e_{jpq} are Levi-Civita anti-symmetric tensors⁴⁰.

Finally, for simplicity of derivation, Gauss equation must be satisfied by assuming no free charge $\rho_e^{(b)}$ in the NW:

$$\nabla \cdot \vec{D} = \rho_e^{(b)} = 0 \quad (4)$$

This indicates that the governing equation (4) only applies to insulating piezoelectric materials, while in reality, piezoelectric materials such as ZnO is intrinsically n -type doped due to the unavoidable native defects⁴⁵. More sophisticated models considering finite doping in ZnO NWs will be discussed later.

The above governing equations (1-4) together with appropriate boundary conditions will give the complete description of a static piezoelectric system. However, solution to these equations is rather complex, and analytical solution does not exist in many cases. In order to derive an approximate solution to these equations for providing the basic physical picture, Gao *et al* carried out perturbation expansion of the linear equations to simplify the analytical solution⁴⁰. The NW is assumed to have a uniform cylindrical shape with diameter $2a$ and length l . The strain and stress relation is thus given by⁴⁰:

$$\begin{pmatrix} \varepsilon_{xx} \\ \varepsilon_{yy} \\ \varepsilon_{zz} \\ 2\varepsilon_{yz} \\ 2\varepsilon_{zx} \\ 2\varepsilon_{xy} \end{pmatrix} = \sum_q a_{pq}^{isotropic} \sigma_q = \frac{1}{E} \begin{pmatrix} 1 & -\nu & -\nu & 0 & 0 & 0 \\ -\nu & 1 & -\nu & 0 & 0 & 0 \\ -\nu & -\nu & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 2(1+\nu) & 0 & 0 \\ 0 & 0 & 0 & 0 & 2(1+\nu) & 0 \\ 0 & 0 & 0 & 0 & 0 & 2(1+\nu) \end{pmatrix} \begin{pmatrix} \sigma_{xx} \\ \sigma_{yy} \\ \sigma_{zz} \\ \sigma_{yz} \\ \sigma_{zx} \\ \sigma_{xy} \end{pmatrix} \quad (5)$$

where E is Young's modulus and ν is Poisson ratio.

In the configuration of transversely deflected NW, the lateral force f_y is assumed to be applied uniformly on the top surface of NW so that there is no effective torque which twists the NW⁴⁰. By applying Saint-Venant principle to simplify the boundary condition, the maximum potential on the surface ($r = a$) of the NW at the tensile (T) side ($\theta = -90^\circ$) and the compressive (C) side ($\theta = 90^\circ$) has been obtained in the following expression:

$$\varphi_{\max}^{(T,C)} = \pm \frac{1}{\pi} \frac{1}{\kappa_0 + \kappa_\perp} \frac{f_y}{E} [e_{33} - 2(1+\nu)e_{15} - 2\nu e_{31}] \frac{1}{a} \quad (6)$$

Here $\kappa_{\perp} = \kappa_{11} = \kappa_{22}$ and κ_0 is the permittivity in vacuum. Furthermore, by applying fundamental elastic theory, the lateral force f_y is related to maximum deflection of the NW tip $v_{max} = v(z = l)$ under small deflection by:

$$v_{max} = \frac{f_y l^3}{3EI_{xx}} \quad (7)$$

Consequently, the maximum potential at the NW surface can be expressed as⁴⁰:

$$\varphi_{max}^{(T,C)} = \pm \frac{3}{4(\kappa_0 + \kappa_{\perp})} [e_{33} - 2(1 + \nu)e_{15} - 2\nu e_{31}] \frac{a^3}{l^3} v_{max} \quad (8)$$

Since Saint-Venant principle is applied to simplify the boundary condition, equation (8) is valid only for regions far away from the fixed end of the NW. Subsequent full numerical calculation shows the above equation is feasible when the distance from the fixed end is larger than twice the NW diameter⁴⁰. Equation (8) indicates that electric potential (in cylindrical coordinates) is independent of vertical height z , which suggests that the potential is uniform along z direction except for regions very close to the fixed end of the NW. Moreover, electrostatic potential is directly related to the aspect ratio of the NW instead of its absolute dimensionality. For a NW with a fixed aspect ratio, the induced piezopotential is proportional to the maximum deflection at the NW tip.

The validity of derived analytical equation (8) in describing the piezopotential distribution in transversely deflected NW has also been verified by comparing results obtained from equation (8) and finite element method (FEM) calculation for a fully coupled electro-mechanical system using equations (1-4)⁴⁰. Figure 4 shows the comparison between results given by both methods and it reveals that the difference between results derived from analytical equation and those from full numerical calculation is only 6%.




Figure 4. Potential distribution for a ZnO NW with $d = 50$ nm and $l = 600$ nm experiencing a lateral bending force of 80 nN. (a) and (b) are the side and top cross-sectional (at $z_0 = 300$ nm) piezopotential output in the NW obtained by finite element calculation using fully coupled equations (1-4), while (c) is the cross-sectional piezopotential output calculated by analytical equation (8). (d) gives a comparison of the line-scan profiles from both (b) and (c), showing the accuracy of equation (8) and approximations applied for deriving it (blue line is for result obtained from full finite element method (FEM) and red line is for result given by equation (8))⁴⁰.

2.1.2 Piezopotential distribution in axially strained NW

Another commonly encountered configuration for ZnO NW based nanoelectronic device incorporates the horizontally placed Wurtzite ZnO NW, with its two ends and regions close to the ends fully covered by metal electrodes on the substrate (normally flexible material). The dimension of NWs is orders of magnitude smaller than that of the supporting substrates so that the mechanical behavior of the entire device is dictated by the substrate. In reality, various kinds of forces, including tensile, compression, twisting and combinations of them, might act on the NW during operation²⁸. The fully coupled

equations (1-4) can be solved with finite element method (FEM) and corresponding distribution of piezopotential throughout the NW under these forces can then be obtained²⁸. For simplicity and concentrating on how the piezopotential would vary under different strains, it is assumed that there is no body force and no free charge carriers in the NW. Figure 5 (top) shows a ZnO NW without any applied force. The total length of the NW is 1200 nm with a 100 nm length of contact domain at each end, and the side length of the hexagon is 100 nm. When an axial stretching force of 85 nN uniformly acts on the NW in the direction parallel to c -axis, as shown in Figure 5 (middle), a potential drop of approximately 0.4 V is induced between the two ends of the NW. When the applied force changes to compressive type, the magnitude of the induced piezopotential remains at 0.4 V while its polarity reverses (Figure 5, bottom)²⁸. It can be seen clearly that piezopotential continuously drops from one side of the NW to the other, indicating that electron energy also continuously increases from one end of the NW to the other. Meanwhile, the Fermi level remains flat all over the NW at equilibrium. Consequently, the electron energy barrier between ZnO and metal electrodes will be raised at one side and lowered at the other side, which should lead to experimentally observable asymmetric I-V characteristics for the NW device. This is the governing principle for understanding the experimental results presented in later sessions of this thesis.




Figure 5. Numerical calculation results of the piezopotential distribution in a ZnO NW without considering the doping. (Top) An unstrained ZnO NW grown along c -axis. (Middle) Distribution of piezopotential together with deformed shape for the NW by stretching force and (Bottom) by a compressing force of same magnitude²⁸.

The effect of piezoelectricity on transport properties of metal-ZnO NW device contains two parts: one is the spontaneous polarization charge effect induced by the Zn^{2+} and O^{2-} terminating layers at the $+c$ and $-c$ end surfaces of NW structure⁴⁴; the other is the piezopotential effect introduced by piezoelectric polarization charges. Strain will not only induce piezoelectric effect in ZnO, but also cause variations in band structure. The induced deformation potential can also change the height of Schottky barrier formed between ZnO and metal electrodes: under tensile strain the barrier will be lowered, and under compressive strain the barrier will be raised. However, variations at the two ends of NW caused by change in band structure are identical, which cannot switch the I-V characteristics of the device from linear Ohmic type to nonlinear rectifying type. This is the conventionally-known piezoresistive effect⁴⁶.

2.1.3 Piezopotential distribution in doped semiconductor NW

It is also important to point out that the above results are all based the assumption that there are no free charge carriers in the materials²⁸. The as-synthesized ZnO nanostructures are, however, intrinsically n -type with a typical donor concentration of $1 \times 10^{17} \text{ cm}^{-3}$ ⁴⁷. Taking into account the statistical electron distribution, the distribution of piezopotential in a bent ZnO NW (of which the dimension is not too small) with moderate charge carrier density can be calculated, showing that free electrons tend to accumulate at the positive piezopotential side of the NW at thermal equilibrium⁴⁸. Therefore, the effect of negatively charged carriers is partially, if not all, screening the positive piezopotential, while no change to the negative piezopotential can be observed. Figure 6 shows the calculated piezopotential when the donor concentration in the ZnO NW is $1 \times 10^{17} \text{ cm}^{-3}$, which clearly presents the screening effect of finite donor concentration on the distribution of piezopotential⁴⁸. The piezopotential maximum in the positive side is significantly reduced from $\sim 0.3 \text{ V}$ in Figure 6d, which corresponds to the case when ZnO is assumed to be insulating, to less than 0.05 V in Figure 6b, which

considers the moderate doping in ZnO. Meanwhile it can be seen clearly that the induced piezopotential in negative side is very well preserved⁴⁸. This is also consistent with the experimental observation that only negative pulses can be observed in an AFM based nanogenerator experiment using *n*-type ZnO NWs and the output negative potential peak appears only when the AFM tip touches the compressed side of the NW³². For even smaller systems, strong confinement effect requires quantum mechanical considerations due to discrete bound states in the materials. In such a case, an elaboration in theory similar to two-dimensional-electron-gas (2DEG) in GaN/AlGaIn high-electron-mobility-transistors (HEMTs) is necessary for investigating the effect of piezopotential⁴⁹.

In addition to the *n*-type doping normally observed for as-synthesized ZnO NWs, it is also possible to receive stable *p*-type ZnO NWs⁵⁰⁻⁵². The stability of *p*-type doping in ZnO NWs is possible due to the dislocation free volume and the presence of high concentration of vacancies near the surface of the NWs⁵³. The distribution of piezopotential in a bent *p*-type ZnO NW has also been theoretically investigated previously. With a finite *p*-type doping, the holes tend to accumulate at the negative piezopotential side. The negative side is thus partially screened by holes while the positive side of the piezopotential preserves. For a typical ZnO NW with diameter of 50 nm, length of 600 nm and acceptor concentration of $1 \times 10^{17} \text{ cm}^{-3}$ under a bending force of 80 nN, the piezopotential in the negative side is $\sim -0.05 \text{ V}$ and is $\sim 0.3 \text{ V}$ at the positive side (Figure 7). This suggests that the piezopotential in *p*-type ZnO NW is dominated by the positive piezopotential at the tensile side of surface⁵⁰.




Figure 6. Numerical calculation results of the piezopotential distribution in a ZnO NW considering finite doping with donor concentration of $1 \times 10^{17} \text{ cm}^{-3}$. The dimension of the NW is: $a = 25 \text{ nm}$, $l = 600 \text{ nm}$ and the external force is $f_y = 80 \text{ nN}$. (a) Piezopotential distribution of the cross section at $x = 0$. (b) Cross section plot of the piezopotential at $z = 400 \text{ nm}$. (c and d) Calculation results for the case without considering the doping inside ZnO NW. (c) shows the cross section plot of piezopotential at $x = 0$. (d) shows the cross section plot of the piezopotential at $z = 400 \text{ nm}$ ⁴⁸.




Figure 7. Calculated distribution of piezopotential in a *p*-type ZnO NW when transversely deflected⁵⁰.

2.2 Piezotronic effect

Due to the coupling of piezoelectric and semiconducting properties, nano/micro-wires of piezoelectric semiconductor have been used as basic building blocks for fabricating various innovative devices, such as nanogenerators^{32,41,42}, piezoelectric field effect transistors⁵⁴ and piezoelectric diodes⁵⁵. When a strain is applied along the ZnO NW which grows in the c -axis direction, piezoelectric charges created at its two ends induce the piezopotential inside the NW. This potential is capable of modulating characteristics of the contact formed between the NW and the electrodes by modifying the height of local Schottky barrier²⁹. Consequently, the transport of charge carriers in the device can be tuned by the externally applied strain. This is the piezotronic effect^{13,29,56}. Electronics fabricated by using the inner-crystal piezopotential as a “gate” voltage to modulate the charge transport across a metal-semiconductor interface or a p - n junction is named piezotronics, which is different from the basic design of CMOS field effect transistor (FET) and has potential applications in force/pressure triggered/controlled electronic devices, sensors, micro-electromechanical systems (MEMS), human-computer interfacing and nanorobotics. A better understanding of piezotronic effect can be obtained by comparing it with the fundamental concepts and device structures in conventional semiconductor physics, which is to be elaborated in details in the following sections.

2.2.1 Effect of piezopotential on metal-semiconductor contact

Metal-semiconductor (M-S) contact is a fundamental and vital structure of virtually all semiconductor materials based electronic and optoelectronic devices⁵⁷. When metal and semiconductor come into contact to form a M-S interface, a significant redistribution of charge takes place due to the overlap of wave functions from both the metal and semiconductor⁵⁸. When the system reaches thermal equilibrium, Fermi levels on either side of the interface must be aligned and thus a net charge transfer will occur at the interface. If the electron affinity of the semiconductor $e\chi$ (relative to free electron

energy or vacuum level E_0) is appreciably smaller than the work function of metal $e\phi_m$, then electrons will be transferred from the metal into the semiconductor, resulting in the formation of an abrupt discontinuity or energy barrier at the interface (Figure 8), which is the Schottky barrier with barrier height of $e\phi_{SB}$. Ideally, the intrinsic Schottky barrier height (SBH) can be determined by (for n -type semiconductor)

$$e\phi_{SB} = e(\phi_m - \chi) \quad (9)$$

Due to the fact that charge is depleted from the metal/semiconductor interface into the bulk of the semiconductor, the intrinsic band bending ϕ_i in the semiconductor is given by

$$e\phi_i = e(\phi_m - \phi_s) \quad (10)$$

This region of band bending, in which the charge is modified from that in the bulk semiconductor, is called the depletion or space-charge region. SBH is a measure of the mismatch of energy levels for majority carriers across the M-S interface, which dictates the transport of charge carriers across M-S interface and is, therefore, of vital importance to successful operation of related semiconductor device. Current can only pass through the barrier if the externally applied positive bias on the metal is larger than the threshold value ϕ_i (for n -type semiconductor).

If the semiconductor material also possesses piezoelectric property, once a strain is induced in the semiconductor, the negative piezoelectric polarization charges and hence the negative piezopotential induced at the semiconductor side near the interface can repel the electrons away from the interface, resulting in further depleted interface and increased local SBH (Figure 9b); on the other end, if the polarity of induced strain is reversed, the positive piezoelectric polarization charges and hence the positive piezopotential created at the semiconductor side near the interface can attract the electrons towards the interface, resulting in less depleted interface and hence decreased local SBH (Figure 9c)^{29,59}.




Figure 8. Schematic of an ideal metal/semiconductor contact. (a) Before forming the contact. (b) Creation of Schottky barrier after metal and semiconductor form close contact.

It is well-known that transport of charge carriers across the Schottky barrier is sensitively dictated by the SBH⁵⁸. Small amount of change in SBH can be amplified and reflected in the transport characteristics of the device approximately through the exponential relation. It can therefore be seen from the band-diagrams shown in Figure 9 that piezopotential is able to effectively modulate the local contact characteristics through an internal field, depending on the crystallographic orientation of the piezoelectric semiconductor material and the polarity of the applied strain²⁹. Consequently, the transport of charge carriers across the M-S contact can be effectively modulated by the piezoelectric polarization charges, or more specifically, the local contact characteristics can be tuned and controlled by varying the magnitude and polarity of externally applied

strain. The modulation/gating of the charge transport across the interface by the strain-induced piezopotential is the core of piezotronics²⁹.




Figure 9. Schematic of energy diagram illustrating the effect of piezopotential on modulating the metal-semiconductor characteristics. (a) Schottky barrier induced at the interface between metal and n-type piezoelectric semiconductor material, without strain applied. Black dots represent the free charge carriers in the bulk semiconductor. (b) With compressive strain applied, the negative piezoelectric polarization ionic charges induced near the interface (symbols with “-”) increases the local SBH. (c) With tensile strain applied, the positive piezoelectric polarization ionic charges induced near the interface (symbols with “+”) decreases the local SBH. The color gradients in (b) and (c) indicate the distribution of piezopotential, with red representing positive piezopotential and blue representing negative piezopotential⁵⁹. The band diagrams for the M-S contact with and without the presence of piezotronic effect are shown using red solid and black dashed curves, respectively.

2.2.2 Effect of piezopotential on p - n junction

A p - n junction consists of two semiconductor regions with opposite doping type is another fundamental building block in modern electronics and optoelectronics⁶⁰. When p -type and n -type semiconductors form a junction, the holes on the p -type side and the electrons on the n -type side adjacent to the metallurgical junction tend to diffuse across the junction into the n -type/ p -type region where few holes/electrons are present and redistribute to balance the local potential and reach thermal equilibrium. This diffusion process leaves ionized donors or acceptors behind, creating the charge depletion zone close to the junction which is depleted of mobile carriers (Figure 10b). The ionized donors and acceptors induce an electric field which in turn results in the drift of charged carriers, moving in the opposite direction to that of diffusion process. The diffusion of carriers continues until the drift current balances the diffusion current, thereby reaching the thermal equilibrium of the system, as indicated by the aligned Fermi energy across the system (Figure 10b). As per the discussions on piezopotential in previous sections, the presence of such a carrier depletion zone can significantly enhance the piezotronic effect, due to the fact that the piezoelectric polarization charges and hence the piezopotential, if induced, will be preserved without being screened by regional residual free carriers, of which the amount is negligible in the charge depletion zone²⁹.

Based on the above concepts, we can proceed to investigate how the presence of piezopotential can affect the characteristics of a p - n junction and consequently the operation of p - n junction based devices such as transistors, solar cells or light-emitting diodes (LEDs). To start with, the p - n junction is assumed to be homojunction in which the bandgaps for both p - and n -type materials are same. Meanwhile, only the n -type material is piezoelectric. More complicated situations involving p - n heterojunctions (in which the bandgaps for both p - and n -type materials are different) will be discussed later. Similar discussions can also be easily extended to cases including p -type piezoelectric semiconductor materials.

Once strain is induced in the n -type semiconductor, the positive piezoelectric polarization charges and hence the positive piezopotential induced in the n -type region close to the junction interface can attract the electrons towards the interface, resulting in the trapping or accumulation of electrons adjacent to the interface and thus a dip in the local band profile (Figure 10c)²⁹. This modification of local band can be effective for trapping electrons so that the electron-hole recombination rate can be largely enhanced in the device, which turns out to be beneficial for improving the efficiency of LED applications⁶¹. Furthermore, the inclined band profile can also modulate the mobility of charged carriers moving toward the junction. On the other end, if the polarity of induced strain is reversed, the negative piezoelectric polarization charges and hence the negative piezopotential created in the n -type region close to the junction interface can repel the electrons away from the interface, resulting in the depletion of electrons adjacent to the interface and thus a shoulder in the local band profile (Figure 10d)²⁹. This consequent modification of local band may result in suppression of electron-hole recombination rate in the device, which could be detrimental for related optoelectronic applications⁶¹.




Figure 10. Schematic of energy diagram illustrating the effect of piezopotential on modulating characteristics of *p-n* homojunction. (a) Before the contact/junction is formed. Black dots and empty circles represent the free charge carriers in semiconductor. $E_{f,n}$ and $E_{f,p}$ are the Fermi levels in *n*-type and *p*-type materials respectively. E_0 and E_i are the vacuum level and intrinsic Fermi level. (b) Charge depletion regions forms when thermal equilibrium of the system is reached. Symbols “+” and “-” represent the ionized donors and acceptors in respective regions. (c) and (d) With strain applied, the piezoelectric polarization ionic charges are induced near the junction interface. The color gradients in (c) and (d) indicate the distribution of piezopotential, with red representing positive piezopotential and blue representing negative piezopotential⁵⁹. The band diagrams for the *p-n* junction with and without the presence of piezotronic effect are shown using red solid and black dashed curves, respectively.




Figure 11. Schematic of energy diagram illustrating the effect of piezopotential on modulating characteristics of p - n heterojunction. In (a) and (b), p -type semiconductor material has larger bandgap than n -type piezoelectric semiconductor material. (a) Positive piezoelectric polarization charges are induced near the junction interface and (b) negative piezoelectric polarization charges are induced near the junction interface. In (c) and (d), p -type semiconductor material has smaller bandgap than n -type piezoelectric semiconductor material. (c) Positive piezoelectric polarization charges are induced near the junction interface and (d) negative piezoelectric polarization charges are induced near the junction interface. The band diagrams for the p - n junction with and without the presence of piezotronic effect are shown using red solid and black dashed curves, respectively.

Optoelectronics devices as well as practically all other semiconductor devices made from compound semiconductor materials always incorporate heterojunctions⁶². For

p - n junction made of two semiconductor materials with distinctly different bandgaps, local piezoelectric polarization charges can also effectively modulate the band profile, as shown in Figure 11¹³. Consequently the charged carriers transport across the junction interface can be significantly modified. Figure 11 considers two possible cases of type I heterojunctions for investigating the effect of piezoelectric polarization charges on p - n heterojunction. In Figure 11 (a) and (b), discontinuity occurs in valence bands while discontinuity occurs in conduction bands in Figure 11 (c) and (d). If strain is induced in the n -type semiconductor, the positive piezoelectric polarization charges and hence the positive piezopotential induced in the n -type region can reduce the barrier height at the interface created by band misalignment so that the electrons can be effectively transported across the interface, or resulting in the trapping or accumulation of electrons adjacent to the interface and thus a dip in the local band profile (Figure 11a and c)²⁹. On the other end, if the polarity of induced strain is reversed, the negative piezoelectric polarization charges and hence the negative piezopotential created in the n -type region can repel the electrons away from the interface, resulting in the depletion of electrons adjacent to the interface and thus increase of height and width of the barrier at the interface (Figure 11b) or even additional discontinuity in band profile (Figure 11d)²⁹.

It is therefore evident that the presence of piezoelectrically induced polarization charges at the p - n junction can effectively modify the local band profile and consequently modulate the transport, separation or recombination of charged carriers in the device. By varying either the magnitude or polarity of applied strain, the efficiency of carrier transport, separation or recombination can be effectively tuned. By introducing photon excitation to the context, a coupling among semiconductor properties, photon excitation and piezoelectricity of the materials engenders a new field of research called piezo-phototronics¹³. Although research on piezo-phototronics and related applications will not be the focus of this thesis, it is still worthwhile briefly introducing the concept here. The piezo-phototronic effect is the tuning and modulation of charge carrier generation,

separation or recombination at a p - n junction by the strain-induced piezopotential²⁹, which has been effectively utilized to improve the performance of LEDs, solar cells and photon detectors^{61,63,64}.

2.3 Summary

The basic physics and fundamental concepts of piezotronics have been discussed in details. The role anticipated to be played by piezotronics in the era of “Beyond Moore’s law” is similar to mechanosensation in physiology which provides a direct/active “interfacing” between CMOS technology and human/ambient¹⁹.

The core of piezotronics relies on piezopotential which is induced in a piezoelectric semiconductor material upon straining and generated by the polarization of ions in the crystal. *Piezotronics* is about the devices fabricated using the piezopotential as a “gate” voltage to modulate/control charge carrier transport at a contact or junction. It is prospected that piezotronics will present a paradigm shift for developing revolutionary technologies for force/pressure triggered/modulated electronic devices, sensors, MEMS, human-computer interfacing, nanorobotics, active flexible electronics, solar cell, photon detector and light emitting diodes¹³. The role played by piezotronics in interfacing human-CMOS technology is similar to the mechanosensation in physiology.

CHAPTER 3

RATIONAL SYNTHESIS OF ZINC OXIDE NANOWIRE AND ARRAY

Since the successful synthesis of oxide semiconductor nanobelts in 2001⁶⁵, low-dimensional nanostructured functional oxide materials have attracted enormous attentions and research efforts. Among the various functional oxide materials, ZnO exhibits an abundance of novel nanostructures which can be derived by selectively modulating the growth rates along different crystallographic directions, mainly $\langle 2\bar{1}\bar{1}0 \rangle$, $\langle 01\bar{1}0 \rangle$ and $\pm[0001]$ ⁶⁶. ZnO nanostructures such as nanobelt, nanowire (NW), nanosprings, nanohelix and nanoring^{65,67,68} have demonstrated significant potential in applications such as sensing, optoelectronics, detector, catalysis and energy harvesting due to the shape induced unique electrical and optical properties^{41,69-73}. ZnO nanobelts and NWs, of which the growth is dominated by either non-polar surfaces $\{01\bar{1}0\}$, $\{2\bar{1}\bar{1}0\}$ or polar surfaces $\{0001\}$, are the two most common one-dimensional (1D) ZnO nanostructures investigated for applications⁷⁴. Synthesis of ZnO nanostructures in controllable and repeatable manners is crucial for fabricating related nanodevices and achieving the prospected novel applications, such as piezotronic devices and integrated systems investigated in this thesis. In this chapter, rational synthesis of individual free-standing ZnO NWs as well as patterned ZnO NW arrays via various routes, specifically the physical-vapor-deposition (PVD) methods based on vapor-solid-solid (VSS), vapor-solid (VS) and pulsed laser deposition (PLD) processes as well as the solution-phase method based on hydrothermal (HT) decomposition, will be discussed in details, with a focus on the development of wafer-scale high-throughput ordered growth of vertically aligned ZnO NWs array based on HT method. Each technical method has its own target applications as well as limitations. Individual free-standing ZnO NWs synthesized by VS

methods are feasible for fabricating single-NW based devices and investigating fundamental properties of these novel applications^{11,30,31,75}. VSS process has been employed for achieving aligned ZnO NWs with good crystallinity and other properties on various substrates, such as sapphire⁷⁶, GaN^{77,78} and AlGaIn/AlN⁷⁹. PLD technique has been utilized for synthesizing ZnO NWs array with adjustable dopant type, doping level and band-gap engineering, which paves routes for simultaneously controlling the doping concentration and band-gap tuning of ZnO NWs for high-efficiency optical/electronic applications^{80,81}. The chemical solution-based HT method, on the other hand, enables fabrication of large-scale ZnO NWs array on various substrates, especial flexible polymer substrates, at low temperatures and low cost^{27,82,83}.

3.1 Physical-vapor-deposition (PVD) method

Crystallization from vapor phase has been widely utilized for forming 1D nanostructures due to the fact that transportation and concentration control of the constituent substances are relatively easy. Three primary mechanisms of NW nucleation and growth from vapor phase are generally acknowledged in the community: the vapor-solid (VS), vapor-liquid-solid (VLS) and vapor-solid-solid (VSS) processes. The following sections will focus on mechanisms and results of synthesizing ZnO NWs based on VS and VSS processes.

3.1.1 Vapor-solid (VS) process

Although the exact mechanism for 1D growth of nanostructures directly from vapor phase is still under debate, vapor-solid process has been widely investigated and explored for synthesizing 1D oxide nanostructures without using catalyst^{84,85}. The efforts for investigating 1D microstructures derived from VS process date back to the research on growing single-crystalline whiskers in 1950s⁸⁶, while the subsequent endeavors in both theory and experiment on kinetic growth of whiskers are recognized to inspire and guide the tremendous upsurge of interests in synthesizing 1D nanostructures since

1990s⁸⁷⁻⁸⁹. In a typical vapor-solid process, the vapor sources for deposition and growth can be obtained by thermal vaporization, chemical reduction, laser ablation and other methods. These vaporized sources can then be transported to receiving substrates in low-temperature zones by carrier gas and deposited on the substrates. It is widely accepted that VS crystallization process is a kinetically-driven anisotropic one. Based on previous experimental and theoretical research on the kinetics of whisker growth^{87,88}, the two-dimensional (2D) nucleation probability (P_N) on the surface of NW can be expressed as:

$$P_N = B \exp\left(-\frac{\pi\sigma^2}{k^2 T^2 \ln \alpha}\right) \quad (11)$$

where B is a constant, σ is the surface energy of NW, k is the Boltzmann constant, T is the absolute temperature and α is the super-saturation ratio⁸⁷. It can be seen from the above expression that when surface energy of NW decreases, the probability of 2D nucleation increases. Meanwhile, atoms on the low-energy surfaces possess lower binding-energy and hence correspondingly lower absorption probability for accommodating vapor source atoms which subsequently arrive at these surfaces. It can also be known from the above relation that higher temperatures and larger super-saturation ratios favor the 2D nucleation, which facilitates the growth of thin-film structures rather than 1D nanostructures. As can be seen from later experimental results, temperature and super-saturation ratio are the two dominant factors which can be manipulated to control the morphology of as-grown materials in VS process. The initial stage of VS growth is generally considered as a “self-catalytic” process, in which no catalysts are required for forming 1D nanostructures. Specifically, a proposed mechanism for growing ZnO nanostructures via VS process is depicted in Figure 12⁹⁰, in which the ZnO molecules vaporized at high-temperature zone of the horizontal tube furnace are transported to substrates in low-temperature zones by carrier gas and condensed onto the substrates (Figure 12a). The cations and anions are arranged in such a way to minimize the system

energy that proper cation-anion coordination is preserved and local charge neutrality as well as structural symmetry is balanced, with nucleus formed locally, as shown in Figure 12b. Subsequent arriving vaporized sources are continuing to deposit on the existing nucleus while local vapor super-saturation is maintained (Figure 12c). Finally, due to the fact that the imperfect structure of growth fronts favors the rapid accumulation of arriving source molecules, anisotropic 1D growth occurs with time (Figure 12d).

A typical VS process for synthesizing dispersed long free-standing ZnO NWs investigated in this thesis is carried out without using metallic catalysts. Briefly, 3 grams of ZnO powder (Alfa Aesar, 99.99%) are placed in the central zone of the alumina horizontal tube furnace (Thermolyne 79500) as the reaction source. The flow rate of carrier gas (Argon) is 50 standard cubic centimeter per minute (sccm). The pressure inside the tube is maintained at 0.09868 atm throughout the synthesis process. Alumina plates placed at a distance of 18-20 cm away from the ZnO source at the downstream side function as the substrates for depositing and growing ZnO NWs. The furnace is heated up to 800 °C at a rate of 50 °C. After 10 minutes at 800 °C, the temperature is ramped up at a rate of 20 °C to 1475 °C, which is the temperature synthesis reaction occurs at. After typical growth duration of 2 hours, the dimension of as-synthesized ZnO NWs with hexagonal structure is normally around tens to a few hundred μm in length and a few hundred nm to a few μm in diameter, as shown in Figure 12e. The relatively large dimension of the as-grown dispersed ZnO NWs obtained via VS process makes it feasible to manipulate these NWs for fabricating single-NW based nanogenerators⁹¹, biochemical sensors⁹², optoelectronic detectors⁹³ as well as piezotronic devices^{10,11} (details of related piezotronic applications will be discussed in corresponding chapters of this thesis).

In the VS growth, control of NW diameter is accomplished mainly by adjusting the evaporation and synthesis temperature, as well as the vapor pressure inside the reaction tube. While fabrication of various hierarchical semiconductor nanostructures through the

VS growth has been reported in the literature^{44,90,94,95}, no tight control of the spatial arrangement and nucleation site has been achieved thus far and the exact mechanisms responsible for VS growth are still not completely elucidated.




Figure 12. (a-d) A proposed growth mechanism for ZnO nanostructure via VS process. Adapted from⁹⁰. (e) A single-NW device fabricated by forming contacts between the as-synthesized ZnO NW and metal electrodes (Ag paste). Inset: magnified view of the ZnO NW, which clearly shows the facets of the as-grown hexagonally structured NW. Scale bars: 10 μm for (e) and 300 nm for the inset.

3.1.2 Vapor-solid-solid (VSS) process

Growth of 1D ZnO nanostructures can be optimized, in terms of controlling the nucleation site and dimensions of the as-grown structures, by introducing metal catalysts into the process. The mechanism of synthesizing metal-catalyzed ZnO NWs array by thermal deposition process was conventionally believed to be *via* the “vapor–liquid–solid” (VLS) process, which was initially demonstrated and proposed back to 1960s by

Wagner *et al* for explaining the growth and morphology of whiskers^{96,97}. VLS process starts with the dissolution of gaseous precursor materials in the molten droplets of catalyst metal, followed by nucleation and subsequent growth of 1D single-crystalline structure on the substrates. A suitable operating temperature range can be chosen for metal catalyst to absorb the vapor sources and form eutectic compounds, according to the pseudo-binary phase diagram between the metal and the material for NW growth⁹⁸. The carrier gas transporting the growth material flows through the reaction tube, and the continuous dissolution of precursor materials into the liquid droplet leads to supersaturation of the materials. Consequently, crystal growth occurs at the solid-liquid interface by precipitation of precursor materials. This process was later justified thermodynamically and kinetically⁹⁹, and recently re-investigated and utilized to fabricate NWs from a wide variety of inorganic materials^{76,98,100}. Many groups worldwide subsequently adopted similar methods for synthesizing aligned ZnO NW arrays on various substrates¹⁰¹⁻¹⁰³.

The recent in-depth investigation on growth process of ZnO NWs array through thermal vapor deposition, whereas, reveals the growth mechanism for Au-catalyzed process (which is utilized and investigated in this thesis) is vapor-solid-solid (VSS) process rather than VLS process¹⁰⁴. It is discovered that lattice parameters of Au catalyst remain constant from samples exposed to ZnO vapor source and control samples, indicating that Au catalyst has not formed alloy with zinc since solid solutions of solute atoms in a solvent lattice will alter the lattice parameters for both interstitial and substitutional solid solutions. In addition, the operation temperature for growing ZnO NWs using Au catalyst is at 800~960 °C, much lower than the melting point (~1031 °C) of 33 nm pure Au nanoparticles¹⁰⁵. Au nanoparticles are found to be larger than 30 nm in diameter at the synthesis temperature for growing Au-catalyzed ZnO NWs¹⁰⁴, and it is well-known that melting temperature of Au nanoparticles decreases with decreasing

particle size¹⁰⁵. In addition, the maximum possible Zn content in Au nanoparticles under the experimental conditions has been determined as 1.3 at%¹⁰⁴, which leads to the fact that melting temperature of Au nanoparticles with 1.3 at% Zn is ~1015°C according to the Au-Zn phase diagram¹⁰⁶, still much higher than the operation temperature for growing ZnO NWs using Au catalyst. Moreover, *in situ* XRD technique has been utilized to reveal the status of Au catalyst particles in the growth process¹⁰⁴, revealing that Au {111} reflection is clearly present at all elevated temperatures up to 1018 °C, which indicates that Au nanoparticles do not melt up to 1018 °C. All of these results confirm the absence of Zn in Au nanoparticles during the growth and suggest that Au-catalyzed growth of ZnO NWs via thermal deposition could be a VSS process which involves the surface diffusion of Zn rather than the bulk diffusion. Actually, VSS process has been reported previously in Al-catalyzed Si NWs¹⁰⁷ as well as Au-catalyzed InAs and GaAs NWs^{108,109}, while Sn-catalyzed growth of ZnO NWs array via thermal deposition has been suggested to be a VLS process¹⁰⁴.

A typical VSS process for synthesizing aligned ZnO NWs array investigated in this thesis is carried out using Au catalysts. Briefly, undoped 2 µm thick *c*-plane oriented GaN film grown on sapphire wafer is used as substrate, due to the match of crystal orientation and lattice parameter between GaN and ZnO. A thin layer of Au (5-6 nm) is coated on GaN via plasma sputtering to serve as the catalyst. The mixture of 0.5 g ZnO power (Alfa Aesar, 99.99%) and 0.5 g graphite power (Alfa Aesar, 200-mesh, 99.9999%) are used as source materials and put into an alumina boat. Then the boat is placed in the central zone of the alumina horizontal tube furnace (Thermolyne 79300), and the substrate is placed 5-6 cm away from the source material on the downstream side. After pumping the system down to 5×10^{-2} mbar, a premixed gas (Ar and O₂) is introduced into the system at a flow rate of 50 sccm to bring the pressure to 160 bar. The furnace is then heated to 960°C at a heating rate of 50°C /min and the temperature is held at the peak temperature for 30

minutes, which is the growth duration. Finally, the system is slowly cooled down to room temperature at a rate of 50°C /min under flow gas. After typical growth duration of 30 minutes, the dimension of as-synthesized ZnO NWs is normally around tens of nm in diameter and tens of μm in length, as shown in Figure 13a. These well-aligned as-grown ZnO NWs array obtained via VSS process have found applications in direct-current nanogenerators^{32,41} and solar cells¹¹⁰.




Figure 13. (a) Tilted-view (30 °) of vertically-aligned ZnO NWs array grown via VSS process. (b) Top view of site-specific growth of vertically-aligned ZnO NWs array via VSS process. Inset: zoom-in view of the as-grown samples. Images in (b) by courtesy of Dr. Y. G. Wei.

It has been demonstrated that size of the catalyst directly affects the cross-section of the resultant 1D nanostructures^{67,111}. Additionally, site-specific growth is possible in VSS process since catalyst acts as the preferential sites for nucleation and growth of NWs, allowing for patterned arrays of vertically-aligned 1D nanostructures to be synthesized. Preliminary results of such attempt can be seen in Figure 13b, in which the Au catalyst was patterned by electron beam lithography (EBL), and the demonstrated control over

dimension, location, and density of the as-grown ZnO NWs array exhibits potential for future applications.

Although single crystalline as-grown ZnO NWs array with few defects can be obtained by the above process, which enables the realization of potential high-performance electronic and optoelectronic applications⁷⁶, there are still several issues to be addressed and elucidated. Possible influence of Au incorporated on the properties of NWs is under investigation. Besides, substrate materials are still limited to those which can sustain substantially high temperature and possess matching orientation and lattice parameters. Moreover, the throughput and yield are largely constrained by the size and load capacity of the reaction tube. Finally, it is still difficult to synthesize 1D nanostructures with complex components via VSS process.

3.1.3 Pulsed laser deposition (PLD) method

It is highly desirable to achieve controllable doping (especially *p*-type doping) and band-gap engineering in ZnO nanomaterials in order to realize all-ZnO-NW-based high performance electronic, optoelectronic and piezotronic devices^{50,51,112,113}. Reliable and controllable doping for ZnO still remains difficult despite the numerous efforts devoted¹¹⁴⁻¹¹⁶. Pulsed laser deposition (PLD) has been a sophisticated technique for thin film deposition ever since its initial utilization in growing high-quality superconducting thin films^{117,118}. PLD can be used for depositing a wide range of materials, such as ceramic oxides, nitride films and metallic films. A growing interest has been emerging in synthesizing semiconductor NWs using PLD technique^{89,119-121} and in particular phosphorus doped $\text{Zn}_{1-x}\text{Mg}_x\text{O}$ NW arrays have been recently obtained by PLD method⁸⁰, exhibiting the possibility and capability of using PLD technique for synthesizing ZnO NWs array with adjustable dopant type, doping level and band-gap engineering, paving routes for simultaneously controlling the doping concentration and band-gap tuning of ZnO NWs for high-efficiency all-ZnO based optical/electrical applications and high-

output nanogenerators⁵⁰.

In a typical PLD process of synthesizing phosphorus doped $\text{Zn}_{1-x}\text{Mg}_x\text{O}$ NW arrays, a KrF excimer laser is used as the ablation source to focus on the ceramic target. ZnO nanostructures are deposited on Si (100) or polycrystalline quartz substrates with a typical growth time of 40 minutes. The key step for growing vertically aligned NWs is the *in situ* deposition of a textured ZnO buffer layer on the substrate before switching to synthesis of NWs. Parameters like substrate temperature, growth pressure, the flow ratio of respective gases, and laser repetition frequency dictate the morphology and other properties of the resultant NWs. When the same target is used ($\text{Zn}_{0.9}\text{Mg}_{0.1}\text{O:P}$ (0.8 at%)), NWs with different doping levels and band-gaps can be achieved simply varying the growth pressure, flow ratio and laser repetition frequency, as shown in Figure 14. The obvious difference in the morphology and surface roughness of the as-grown NWs under different growth conditions indicate the phosphorus atoms are incorporated into the NW lattice at different levels, which induce the lattice distortion⁸⁰. The shifts in the obtained photoluminescence (PL) spectra for as-grown samples suggest successful band-gap engineering. NWs obtained in Figure 14a possess larger band-gap compared to that of NWs in Figure 4b.




Figure 14. (a) Left: Tilted view of the as-grown NWs. The corresponding growth parameters are 795 °C, 4.5 Torr, Ar = 40 sccm, O₂ = 6 sccm, deposition time = 40 minutes, laser repetition frequency = 5 Hz. Right: PL spectra obtained for this sample. (b) Left: Tilted view of the as-grown NWs. The corresponding growth parameters are 795 °C, 4.1 Torr, Ar = 30 sccm, O₂ = 10 sccm, deposition time = 40 minutes, laser repetition frequency = 3 Hz. Right: PL spectra obtained for this sample. Images by courtesy of Dr. S. S. Lin.

Among all the available techniques for synthesizing ZnO NWs, PLD offer the best crystal quality and the least defects of the as-grown NWs. In addition, the capability of controlling the dopant type, doping level as well as band-gap engineering in the synthesized NWs by PLD is highly desirable in investigating and achieving not only all-ZnO-NW-based electronic and optoelectronic devices, but also the emerging piezotronic and piezophototronic applications^{13,56,122}. However, due to the heating requirement, substrate materials are restricted to those which can sustain high temperature. The throughput and yield are also constrained by the size and load capacity of the reaction chamber and the reaction cycle time. In addition, as an emerging technique for


synthesizing nanostructures, the effects of interplay among the various experimental parameters and the underlying mechanisms are yet to be clearly elucidated.


3.2 Solution-phase hydrothermal (HT) method

The major disadvantages of high-temperature physical approaches to synthesize ZnO NWs include the high cost of fabrication, the incapability to be scaled-up and incompatibility with flexible polymer substrates. Recent progress using solution-phase techniques has resulted in the fabrication of ZnO NWs at high throughput via selective capping mechanisms, through the hydrolysis of zinc salts in the presence of amines under relatively mild conditions (i.e. low temperature and pressure)¹²³. Following this work, hexamethylenetetramine (HMTA, formula (CH₂)₆N₄) has been used widely to synthesize dense arrays of ZnO NWs by thermal decomposition of methylamine and zinc nitrate in aqueous solution^{124,125}. Most significantly, these oriented NWs can be prepared essentially on various kinds of substrates since the synthesis temperature is normally below 100 °C.

3.2.1 General growth mechanism

The main approach for achieving growth of 1D Wurtzite-structured ZnO NW is to exploit the difference in surface chemistry between the polar {0001} and non-polar {1010} and {1120} surfaces. By selectively promoting or suppressing growth on these facets, rational 1D growth can be achieved via solution-phase HT method. The dominant zinc species present varies in the aqueous system depending on the solution. The addition of amines to control the pH and morphology introduces additional zinc/amine complexes¹²⁶. It is widely accepted that the following reactions take place in the aqueous systems for growing ZnO NWs via HT methods¹²⁷:





Briefly, zinc salt (e.g. zinc nitrate) provides Zn^{2+} ions for synthesizing ZnO NWs and water molecules in the solution supplies O^{2-} ions. The detailed role of HMTA, however, is still not clear and under debate. It is generally accepted that HMTA acts as a pH buffer and source slowly and steadily releasing hydroxide ions, which further react with Zn^{2+} to form zinc complexes¹²⁴. HMTA gradually decomposes into formaldehyde and ammonia to release the strain energy built in the structure and meanwhile the ammonia creates the basic environment, thus facilitating the formation of zinc hydroxide, which subsequently undergoes dehydration and decomposes into ZnO. It is hypothesized that formation of ZnO NWs with high aspect ratios via the above process could be explained by preferential adsorption of non-ionic HMTA on the non-polar surfaces of the ZnO NWs, allowing the deposition of precursor zinc species onto the polar facets for continuous anisotropic growth¹²⁸.

3.2.2 Wafer-scale high-throughput ordered growth of vertically aligned ZnO NWs array

The wet chemical methods have been demonstrated as a very powerful technique for growing 1D ZnO nanostructures over various substrates; however, previously reported solution-phase synthesis provided poor control over the area density of the NWs and the as-grown NWs normally have smaller aspect ratios than those obtained by vapor-phase methods. Besides, the as-grown NWs suffer worse vertical alignment compared to those obtained by physical routes^{76,80}. Assembly and integration of highly-ordered NW arrays

with decent properties at large scale on various substrates, especially the non-conventional flexible or degradable substrates, is essential for building multi-functional devices and systems¹²⁹⁻¹³³.

Significant efforts have been previously devoted to assemble large quantity NWs through parallel processes, which can be grouped into two categories: grow-and-place (GAP) and grow-in-place (GIP). The GAP approach includes but is not limited to alignment induced by dielectrophoresis¹³⁴ and methods utilizing magnetic fields¹³⁵, microfluidic channels¹³⁶, electrostatic forces¹³⁷, molecular forces¹³⁸ and shear forces¹³⁹⁻¹⁴¹. Although the GAP technique can be used to fabricate a finite number of devices, it is rather challenging to assemble the as-synthesized NWs into desired configurations at large scale. In GIP technique, on the other hand, nanostructures are synthesized *in-situ* at the pre-patterned catalyst/seed sites created through lithography, such as electron beam lithography (EBL)¹²⁵, nanoimprint lithography (NIL)¹⁴², and nanosphere lithography (NSL)⁷⁶. Engineering control over the growth substrate can guide the size, placement, and orientation of the as-grown NWs. Patterned growth of aligned ZnO NWs has also been achieved via HT method¹²⁵ and physical vapor deposition (PVD) method⁷⁶. However, none of the above approaches provides a reliable, high-throughput, and low-cost solution for large-scale fabrication of patterned ZnO NWs array at a level required for practical applications.

Driven by the above application needs and challenges, an approach for patterned growth of vertically aligned ZnO NWs array with high-throughput and low-cost at wafer-scale has been explored²⁷. Periodic patterns are generated using laser interference lithography on substrates coated with SU-8 photoresist. ZnO NWs are selectively grown through the openings via a modified low temperature hydrothermal method without using catalyst and with a superior control over orientation, location/density and as-synthesized morphology. Furthermore, a facile technique is developed to synthesize textured ZnO

seed layer for replacing single crystalline GaN and ZnO substrates, which extends the large-scale fabrication of vertically aligned ZnO NWs array onto substrates of other materials such as polymers, Si and glass. Details of this combined approach will be discussed in the following sections.

3.2.2.1 Fabrication process

To achieve controllable growth of highly-ordered and aligned ZnO NWs array with high-throughput and low-cost at large scale, it is necessary to adopt feasible combinations of patterning techniques and synthesis methods. Laser interference lithography (LIL) is a large-scale, fast, maskless and noncontact nanopatterning technique¹⁴³. The patterns for synthesizing ZnO NWs array here are prepared by LIL of the photoresist, which is essentially a photochemical process similar to that routinely utilized in the state-of-art photolithography process. The epoxy-based negative photoresist SU-8, commonly used in microelectronics industry, is adopted in our experiment. The LIL technique can generate periodic patterns on the photoresist masklessly. When exposed, SU-8's long molecular chains cross-link, which cause the solidification of the exposed areas. After development, the exposed areas of SU-8 layer remained and served as the mask for the subsequent growth of ZnO NWs. The experimental setup for the laser interference patterning is shown in Figure 15a. A 10-ns pulsed Nd: YAG laser (Quanta-Ray PRO 290, Spectra Physics) with wavelength of 266 nm is used as the laser source. The primary laser beam (266 nm) is split into two coherent light beams (Figure 15a). Interference between the two beams forms a grating pattern (Figure 15b) on the photoresist layer under a single laser pulse (10 ns) irradiation. The period of the pattern line spacing d is determined by the wavelength (λ) of the light and the half-angle (θ) between the two incident beams through the relationship $d = \lambda/2\sin(\theta)$ ¹⁴³. The sample is then rotated by 90° followed by a second exposure, and patterns of periodic nanodot arrays are formed on the photoresist layer (Figure 15c).




Figure 15. (a) Schematics of experimental setup for the laser interference patterning. (b) The interference between beam 1 and beam 2 forms a grating pattern on the photoresist layer under a single laser pulse (10 ns) irradiation. (c) The sample is then rotated for 90° or at an arbitrary angle with a second exposure, and patterns of periodic nanodot arrays are formed on the photoresist layer or the substrate. The grating and nanodot patterns in b and c are fabricated on SU 8 via LIL approach and acquired by scanning probe microscope (SPM, Veeco Dimension 3100).

Figure 16a depicts the process sequence of fabricating vertically aligned ZnO NWs array using combination method of LIL patterning and HT growth. LIL technique is used for forming patterns on the SU-8 layer, in a way described in Figure 15. The negative photoresist SU-8 is spin-coated onto a 2-inch silicon or sapphire wafer, on top of which is a layer of ZnO texture or GaN film with (0001) surface orientation, respectively. The pattern of holes array is formed uniformly at the unexposed locations of SU-8 layer over the whole wafer area after two consecutive laser exposures with 90° rotation of the substrate between exposures. As can be seen in Figure 16a, the (0001) surface of ZnO or GaN layer has been selectively exposed for the subsequent growth of aligned ZnO NWs

array. The substrate with patterned SU-8 layer is then put facing-downwards into the growth solution, floating on top of the nutrient solution surface for NWs growth. Vertically aligned ZnO NWs array are then synthesized in a solution containing 5 mM zinc nitrate (Alfa Aesar) and 5 mM hexamethylenetetramine (HMTA) (Fluka) at 85 °C for 24 hours in a Yamato convection box oven. ZnO NWs grow at the substrate sites not covered by SU-8 layer and uniformly patterned ZnO NWs array are hence obtained at large-scale. The morphology of as-synthesized ZnO NWs can be tuned by varying solution concentration, growth temperature and growth time¹²⁴. The perfectly vertical alignment of ZnO NWs array is achieved due to the lattice match between the grown ZnO (0001) plane and the substrate plane (either ZnO texture or GaN layer). Both LIL and HT methods are carried out at low temperature (below 100 °C) and ambient pressure. It is also straightforward to extend this approach to fabrication of nanostructure arrays of other materials like Si, CdSe, and III-V compounds on various other substrates, such as glass, flexible materials and metals.

The formed patterns on SU-8-coated substrate after LIL patterning are imaged by a thermally-assisted field emission scanning electron microscope (SEM) (LEO 1530), as shown in Figure 16. Figure 16b is the optical image of a 2-inch Si wafer with SU8 open-hole pattern over the whole surface area. Figure 16c is the top-view of a patterned SU-8 film (500 nm thick). The presented pattern has a period of 2 μm and circular holes with diameter of 600 nm are opened over the surface uniformly with irradiation fluence of 3.5 mJ/cm^2 for the laser beams. The sidewalls of the holes are approximately vertical and the substrate is selectively exposed in an ordered and uniform manner (top-view in Figure 16c and 45°-tilted view in 16d). The shapes, periods of the pattern, and scales of the hole can be adjusted by varying the laser interference patterning parameters, such as the fluence and the aperture size, and other experimental parameters like the angle of rotation applied to the samples between exposures. A detailed study on pattern generation will be

discussed later in this section.




Figure 16. Schematics of the fabrication sequences of vertically aligned ZnO NW arrays using laser interference techniques. (a) Fabrication sequence using LIL approach for large-scale patterned vertically aligned ZnO NW arrays. (b) Optical image of a 2-inch Si wafer with SU 8 open-hole pattern over the whole surface area. The iridescence dispersion demonstrates the excellent periodicity over the entire wafer surface. (c) Top-view SEM image of patterned SU-8 film. Inset, zoom in top-view SEM image of patterned SU-8 film. (d) 45°-tilted-view SEM image of patterned SU-8 film.

3.2.2.2 Characterization results

The heteroepitaxial growth of vertically aligned ZnO NWs array on GaN substrate is investigated first. The morphology and uniformity of the patterned NW arrays via LIL approach are examined and confirmed by SEM images (Figure 17). Almost all of the NWs have the same diameter and height. The aligned ZnO NW arrays are uniformly grown following the patterned holes with high-fidelity at diameter of ~ 600 nm (Figure 17b). All the NWs are perfectly aligned normal to the substrate and have the same height of ~ 5 μm (Figures 17c and d).




Figure 17. The heteroepitaxial growth of vertically aligned ZnO NW arrays on GaN substrate via LIL approach. (a) and (b) Top-view SEM images of vertically aligned ZnO NW arrays on GaN substrate in large-scale uniform pattern at different magnifications. (c) and (d) 45°-tilted-view SEM images of vertically aligned ZnO NW arrays on GaN substrate in large-scale uniform pattern at different magnifications.

LIL-Patterned growth of ZnO NW arrays are also performed with different periods and sizes of opened-holes (Figure 18) on GaN substrate. An interesting phenomenon is

observed when comparing the ZnO NW arrays grown from patterns with different diameters of holes. When the diameter of opened holes is smaller than 600 nm (Figure 18a-d and Figure 17), an individual ZnO NW grows out of each hole. All of the NWs have perfect vertical alignment with the same diameter and height. When the diameter of opened holes is larger than 1 μm , random growth of ZnO NWs is observed (Figure 18e-h) on the substrate, with different diameters and heights for the grown ZnO NWs, which is similar to the result obtained for ZnO NWs growing on un-patterned bare GaN substrates.

This selective-area growth may be understood from the nucleation and growth process. The nuclei form at the beginning of the growth, which initiate and guide the subsequent growth of NWs when the sizes of the nuclei exceed the critical size. A competition exists between the NW growth and nucleus formation. The competition in open space leads to random growth of NW arrays due to its large size and multiple nucleations. When the surface for NW growth is confined in small areas separated at a certain distance from each other, one nucleus is formed in each confined spot, which then grows into a single NW. A 2D model proposed by Coltrin *et al*¹⁴⁴ describes a similar selective-area growth by introducing a diffusion mechanism of reaction by-product in their model. The mechanism of selective-area growth can be further investigated for patterns with different dimensions using the LIL approach described above. A more in-depth understanding of selective-area growth can enable fabrication of large-scale patterned ZnO NW arrays in a more controllable way.




Figure 18. LIL-Patterned growth of ZnO NWs array on GaN substrate with different periods and sizes of opened-holes. (a) and (b) Top-view and 45° side-view SEM images of vertically aligned ZnO NWs array on GaN substrate with 200 nm opened-holes and 1 μm period synthesized at 85 °C. (c) and (d) Top-view and 45° side-view SEM images of vertically aligned ZnO NWs array on GaN substrate with 200 nm opened-holes and 1 μm period synthesized at 95 °C. (e), (f), (g) and (d) Top-view and 45° side-view SEM images of vertically aligned ZnO NWs array on GaN substrate with >1 μm opened-holes and 2.4 μm period synthesized at 80 °C.

3.2.2.3 Extending fabrication to any substrates via ZnO texture layer

In order to achieve aligned ZnO NWs array, either by HT or PVD method, matches in the crystallographic orientation and lattice parameter between the substrate material and ZnO are required. Substrates such as single crystalline GaN⁷⁶ or ZnO¹⁴⁵ were previously adopted. However, the high cost of these substrates limits potential large-scale applications. Furthermore, applications using substrates of other materials such as polymers and glass have been of more interests^{7,72}. It is hence highly desirable to develop a general method for fabricating vertically aligned ZnO NW arrays on essentially any substrates of low cost.




Figure 19. The homoepitaxial growth of randomly aligned ZnO NWs array on a silicon wafer covered with a polycrystalline ZnO seed layer via LIL approach. (a) , (b) and (c) Top-view SEM images of randomly aligned ZnO NWs array on Si substrate in large-scale uniform pattern at different magnifications.

The same LIL patterning and HT NW growth sequences are performed on a silicon wafer covered with a polycrystalline ZnO seed layer prepared by RF magnetron sputtering. As can be seen from Figure 19, multiple ZnO NWs grow out of each hole due

to the random in-plane orientations of the polycrystalline ZnO seeds deposited on the silicon wafer. A textured ZnO seed layer with a flat (0001) surface is hence desirable for




Figure 20. The homoepitaxial growth of large-scale vertically aligned ZnO NWs array via LIL approach on textured ZnO seed layer. (a) X-ray diffraction (XRD) measurements investigating the crystal structure and orientation as well as SEM image of the as-grown textured ZnO seed layer. (b) Cross-section of the as-grown dense textured ZnO layer. (c), (d) and insets, Top-view and 45°-tilted-view SEM images of vertically aligned ZnO NWs array on silicon substrate with textured ZnO layer in large-scale uniform pattern at different magnifications.

subsequent growth of vertically aligned ZnO NW arrays and a facile way has thus been developed to prepare large-scale textured ZnO seed layer with a flat (0001) surface at low cost.

First, the silicon wafer is sputtered with a layer of ZnO with thickness around 200 nm (Figure 20b) in a RF magnetron sputtering system. The wafer is then put facing-downwards into the growth solution, floating on top of the nutrient solution surface for growth. A dense layer of aligned ZnO NWs is synthesized in a solution containing 20 mM zinc chloride (ZnCl_2) and 20 mM HMTA at 95 °C for 16 hours in a Yamato convection box oven. Ammonium hydroxide (NH_4OH) is also added into the solution at a volume concentration of around 4%.

The cross-section of this dense layer of aligned ZnO NWs is shown in Figure 20b. Figures 20a3 and its inset are the top view and 45°-tilted view of as-prepared textured ZnO seed layer, respectively. The ZnO seed layer is formed by tightly compact ZnO NWs grown along [0001] direction. Those NWs have flat top (0001) surfaces (Figure 20a3) and small variation in height steps (Figures 20a3 inset and b). The crystal structure and orientation of the as-grown textured ZnO seed layer are studied by x-ray diffraction (XRD) measurements. The XRD θ -2 θ scan (Figure 20a1) shows only two dominant peaks at 34.45° and 72.59°, attributed to the ZnO (0002) and ZnO (0004) planes, respectively. The XRD θ -2 θ scan indicates that the surface of textured ZnO seed layer is (0001) oriented. The XRD θ -rocking curve (Figure 20a2) of textured ZnO seed layer is also investigated for peak at 34.45°, with a full width at half maximum (FWHM) value of 1.47°. The small FWHM value indicates good alignment among different (0001) oriented domains of the textured ZnO seed layer. The textured ZnO seed layer is then used for subsequent growth of vertically aligned ZnO NWs via LIL patterning and HT NW growth sequences as described previously. The perfectly vertical alignment of ZnO NW arrays is homoepitaxially achieved (Figure 20c and d) due to ideal match between

the (0001) facets of the dense ZnO NWs achieved in the first growth step and the ZnO NWs grown on top of them during the second step. The hexagonal shape of the NW indicates that it is single crystal with growth direction along [0001]. The NWs have the same diameter of around 1 μm . All of the NWs are perfectly aligned normal to the substrate and have the same height of around 2 μm .




Figure 21. (a1-a3) Top-view SEM images of SU-8 patterns of different hole-opening sizes on Si substrate with textured ZnO seed layer, and the interference light fluence is 1.6, 3.2 and 6.0 mJ/cm^2 , respectively. (b1-b3) Simulated laser fluence distribution in SU-8 using the same laser fluencies as those in a1-a3. (c1-c3) Top-view SEM images of vertically aligned ZnO NW arrays, which follow the pre-defined pattern of SU-8 layer with high-fidelity.

The opening dimension and periodicity of the pattern array can be controlled by varying the fluence of the primary laser beam and the angle between the interfering

beams, respectively. We have studied the growth of ZnO NW arrays with different hole diameters on Si substrate with textured ZnO seed layer. Patterns with a fixed period of $2.5\ \mu\text{m}$ but with varying hole diameters are obtained at a fixed angle of 6.3° between the interfering beams. The diameters of the holes are $1\ \mu\text{m}$, $700\ \text{nm}$ and $350\ \text{nm}$ respectively in Figures 21a1-a3, which are generated at fluencies of 1.6 , 3.2 and $6.0\ \text{mJ}/\text{cm}^2$, respectively. For a negative photoresist, the hole diameter decreases with increasing exposure dose, as can be seen from Figure 21.

The fluence distribution on the SU-8 substrate after two successive patterning exposures is also simulated using the same exposure parameters as those in Figures 21a1-a3. Figures 21b1-b3 show the corresponding calculated fluence distribution, through which the holes are created at the locations where the exposure dose is lower than the threshold fluence (F_{th}) for photo-curing of SU-8, shown as the circular areas in dark blue in all three simulated results. SU-8 will not be photo-cured in these areas and hence will be dissolved in the subsequent developing process to holes. The simulation results are in good agreement with the experimental results. Synthesis of vertically aligned ZnO NW arrays is then carried out and the results are shown in Figures 21c1-c3. It can be seen that the as-grown NWs array follow the pre-defined pattern of SU-8 layer with high-fidelity. When the hole size is large ($1\ \mu\text{m}$), distinct boundaries can be observed in as-grown NWs, which are attributed to the finite size of the domains in the underneath ZnO texture layer (Figure 20a3). Fewer boundaries exist with decreased size of hole-openings and it is observed that when the hole size lies below the average domain size in the underneath ZnO texture layer (around $500\ \text{nm}$), single intact ZnO NW grows out of each hole without any grain-boundaries observed at the top facet (Figure 21c3). Vertically aligned single crystalline ZnO NW arrays can therefore be achieved by engineering the ZnO texture layer and the corresponding hole diameter in the patterned photoresist layer.

In summary, an effective approach for controllable wafer-scale fabrication of ZnO

NW arrays has been demonstrated. Laser interference patterning is employed to control the position, size and orientation of synthesized ZnO NWs, while HT chemical method is used to control the morphology and material properties of NWs. More importantly, combinations of both laser interference patterning and HT method allow more available access to large-scale uniformly patterned nanostructures at a high-throughput rate and substantially reduced cost, both in time and in equipment resources, providing an efficient approach for fabricating highly-ordered one-dimensional nanostructures at wafer-scale. The development of textured ZnO seed layer for replacing single crystalline GaN and ZnO substrates can not only reduce the cost, but also extend the large-scale fabrication of vertically aligned ZnO NW arrays on substrates of other materials such as polymers, Si and glass. This combined large-scale nanofabrication approach paves path towards integrating nanostructures into devices or technology platforms, which are compatible with state-of-art micro/nanofabrication technologies, for applications in energy harvesting, sensing, electronics, optoelectronics, piezotronics and plasmonics. In addition, the solution growth process ensures that a majority of the NWs are in direct contact with the substrate and provides a continuous pathway for carrier transport, which is important for practical applications. A major limitation of solution synthesis, however, is that most capping agents have been chosen via an empirical trial-and-error approach.

CHAPTER 4

STRAIN-GATED PIEZOTRONIC LOGIC NANODEVICES

A self-powered ³²autonomous intelligent nanoscale system should consist of ultrasensitive nanowire (NW) based sensors¹⁴⁶⁻¹⁴⁸, integrated high-performance memory and logic computing components for data storage and processing as well as decision making¹⁴⁹⁻¹⁵³, and energy scavenging unit for sustainable, self-sufficient and independent operation^{12,41,91,154-156}. The existing semiconductor NW logic devices are based on electrically-gated field effect transistors, which function as both the drivers and the active loads of the logic units by adjusting the conducting channel width¹⁵⁷. Moreover, the currently existing logic units are “static” and are almost completely triggered or agitated by electric signals, while the “dynamic” movable mechanical actuation is carried out by another unit possibly made of different materials.

In this chapter, the piezoelectrically triggered mechanical-electronic logic operation using the piezotronic effect is presented, through which the integrated mechanical electrical coupled and controlled logic computation are achieved using only ZnO NWs¹¹. By utilizing the piezopotential created in a ZnO NW under externally applied deformation, strain-gated transistors (SGTs) have been fabricated, using which universal logic components such as inverters, NAND, NOR, XOR gates have been demonstrated for performing piezotronic logic calculations, which have the potential to be integrated with the NEMS technology for achieving advanced and complex functional actions in applications of vital importance in portable electronics, medical sciences and defense technology, such as in nanorobotics for sensing and actuating, in microfluidics for controlling the circuitry of the fluid flow, in other micro/nano-systems for intelligent control and action.

4.1 Background

ZnO is unique because of its coupled piezoelectric and semiconductor properties, which is the piezotronic effect dealing with the piezopotential tuned/gated charge carrier transport process in a semiconductor material^{13,158}. The piezopotential created inside a ZnO NW under strain can be effectively used as a gate voltage, which has been applied for fabricating a range of piezotronic nanodevices^{30,75}, and therefore, the mechanic-electrical coupled and controlled actions can be performed in one structure unit made of a single material. Mechanical straining can create a piezopotential inside ZnO due to the polarization of the non-mobile ions, owing to the piezoelectric effect. In addition, the piezopotential can act as a “controller” for gating the transport behavior of the charge carriers, which is the fundamental principle for strain-gated electronic devices, based on which ZnO-NW electromechanical switch has been fabricated³¹.

4.2 Strain-gated transistor (SGT)

A strain gated transistor (SGT) is made of a single ZnO NW with its two ends being fixed by metal contacts, which are the source and drain electrodes, on a polymer substrate (Figure 22a). The thickness of the Dura-Lar film is 0.5 mm. The ZnO NWs are synthesized via a physical vapor deposition method based on VS process (see chapter 3) and typically have diameters of 300 nm and lengths of 400 μm (Figure 22a). The films are first cleaned with acetone, isopropyl alcohol and DI water by sonication, after which, the Dura-Lar films are dried by nitrogen gas blowing. One ZnO NW is placed flat on the top surface of the Dura-Lar film first using a probe station (Cascade Microtech, Inc.) under an optical microscope (Leica Microsystems, Inc.). Silver paint (Ted Pella, Inc.) is applied at both ends of the ZnO NW for electrical contacts.

Once the substrate is bent, a tensile/compressive strain is created in the NW since the mechanical behavior of the entire structure is determined by the substrate. Utilizing

the piezopotential created inside the NW, the gate input for a NW SGT is an externally-applied strain rather than an electrical signal. I_{DS} - V_{DS} characteristic for each single ZnO-NW SGT is obtained as a function of the strain created in the SGT (Figure 22a) before further assembly into logic devices. A NW SGT is defined as forward biased if the applied bias is connected to the drain electrode (Figure 22a).




Figure 22. Single ZnO NW strain-gated transistor (SGT). a) I_{DS} - V_{DS} output characteristic for a ZnO SGT device. b) I_{DS} - ϵ_g transfer characteristic for the same ZnO SGT device under three different V_{DS} bias values: 1 V, 0.75 V and 0.5 V, respectively.

4.2.1 Calculation of strain for ZnO strain gated logic devices

For a SGT, the external mechanical perturbation induced strain (ε_g) acts as the gate input for controlling the “on”/“off” state of the NW SGT. The positive/negative strain is created when the NW is stretched/compressed. Since the mechanical behavior of the Dura-Lar film substrate is not affected by the ZnO wire due to the much smaller sizes of ZnO NWs, a simple estimation of the strain induced in the ZnO NWs can be obtained using the Saint-Venant theory for small deflections¹⁵⁹. The shape of the plastic substrate can be approximated as a beam, with thickness $2a$, width w and length l . For easiness of derivation, the origin of the coordinate system is set at the center of the cross section of one side of the film, while the z axis is parallel to the length l and x axis is parallel to the width w . In order to determine how the NW deforms as the substrate is deflected under an external bending force f_y , only the ε_{zz} component of the strain tensor needs to be calculated, where $\varepsilon_{zz} = \Delta L_{\text{wire}}/L_{\text{wire}}$. Meanwhile, $\sigma_{zz} = -f_y/I_{xx}y(l-z)$, $\sigma_{xx} = \sigma_{yy} = 0$, where I_{xx} is the geometrical moment of inertia for the beam cross section. Therefore, $\Delta L_{\text{wire}}/L_{\text{wire}} = \varepsilon_{zz} = \sigma_{zz}/E$. The lateral deflection D_{max} of the substrate is experimentally easier to measure than the bending force f_y and the relationship between D_{max} and f_y is $D_{\text{max}} = f_y l^3 / 3EI_{xx}$. Therefore we can obtain¹⁶⁰

$$\varepsilon_{zz} = -3 \frac{y}{l} \frac{D_{\text{max}}}{l} \left(1 - \frac{z}{l}\right) \quad (17)$$

With $y = \pm a$ and $z = z_0$ is the vertical distance between the fixed end of the Dura-Lar film substrate and the middle point of the ZnO NW. The positive and negative sign for y stand for the compressed side and tensile side of the beam, respectively.

4.2.2 Characteristics of SGT

The I_{DS} - ε_g curves at a fixed V_{DS} show that I_{DS} increases as the gate strain ε_g increases and the threshold gate strain ε_T is around 0.08% (Figure 22b), which show that the SGT behaves in a similar way to a n -channel enhancement-mode MOSFET. The

threshold gate strain ε_T is determined from the intercept (on the ε_g axis) of the tangent of the maximum slope region (shown as the black dashed line in Figure 22b) of the I_{DS} - ε_g curve. The I_{DS} - ε_g transfer curve obtained for drain bias voltage $V_{DS} = 1$ V (Figure 23) demonstrates that the NW SGT has a peak pseudo transconductance, $g_m = dI_{DS}(V_{DS})/d\varepsilon_g$, which is 6 μ A for a strain change of $\Delta\varepsilon_g = 1\%$. The on and off currents I_{on} and I_{off} for the NW SGT can be determined as the values obtained at $\varepsilon_{g(on)} = \varepsilon_g - 0.3\%$ and $\varepsilon_{g(off)} = \varepsilon_g + 0.7\%$, so that 70% of the ε_g swing above the threshold strain ε_g turns the ZnO NW SGT on, while the remaining 30% defines the “off” operation range, which is demonstrated in Figure 23. $I_{on} = 3.38 \mu$ A and $I_{off} = 0.03 \mu$ A are hence obtained with I_{on} / I_{off} ratio of 112 for $V_{DS} = 1$ V; this ratio is comparable to the reported value for the Ge/Si NW based device that was electrically driven¹⁵⁷.




Figure 23. I_{DS} - ε_g transfer characteristic for the ZnO SGT device under three different V_{DS} bias values: 1 V, 0.75 V and 0.5 V, respectively. The blue square defines the 1% gate strain window. (Inset) Pseudo transconductance for this ZnO NW SGT with V_{DS} bias values of 1 V, 0.75 V and 0.5 V, respectively, from top to bottom.

4.2.3 Working principle of SGT

The working principle of a SGT is illustrated by band structure of the device. A strain free ZnO NW has Schottky contacts at its two ends with the source and drain

electrodes but with different barrier heights of Φ_S and Φ_D , respectively (Figure 24a). The Fermi level inside the ZnO NW is considered flat here for illustration purpose, which is valid in our devices since the most majority of the bias falls at the reversed biased junction³⁰. When the drain is forward biased, the quasi-Fermi levels at the source ($E_{F,S}$) and drain ($E_{F,D}$) are separated by the value of eV_{bias} , where V_{bias} is the applied bias (Figure 24b). An externally applied mechanical strain (ε_g) results in both the band structure change and piezopotential field inside a ZnO NW. The change in band structure leads to the piezoresistive effect, which is a non-polar and symmetric effect at both the source and drain contacts. Since ZnO is a polar structure along c -axis, straining in axial direction (c -axis) creates a polarization of cations and anions in the NW growth direction, resulting in a piezopotential drop from V^+ to V inside the NW (Figure 24c), which produces an asymmetric effect on the changes in the Schottky barrier heights (SBHs) at the drain and source electrodes. Under tensile strain, the SBH at the source side decreases from Φ_S to $\Phi'_S \cong \Phi_S - \Delta E_P$ (Figure 24c), where ΔE_P denotes the change from the locally created piezopotential and it is a function of the applied strain, resulting in increased I_{DS} . For the compressively strained SGT, the sign of the piezopotential is reversed, and thus the SBH at the source side is raised from Φ_S to $\Phi''_S \cong \Phi_S + \Delta E'_P$ (Figure 24d), where $\Delta E'_P$ denotes the piezopotential effect on the SBH at source side, resulting in a large decrease in I_{DS} . Therefore, as the strain ε_g is swept from compressive to tensile regions, the I_{DS} current can be effectively turned from “on” to “off” while V_{DS} remains constant. This is the fundamental operating principle of the SGT.




Figure 24. The band structures of the ZnO NW SGT under different conditions for illustrating the mechanism of SGT. a) The band structure of a strain-free ZnO NW SGT at equilibrium with different barrier heights of Φ_s and Φ_d at the source and drain electrodes, respectively. b) The quasi-Fermi levels at the source ($E_{F,S}$) and drain ($E_{F,D}$) of the ZnO SGT are split by the applied bias voltage V_{bias} . c) With tensile strain applied, the SBH at the source side is reduced from Φ_s to $\Phi'_s \cong \Phi_s - \Delta E_p$. d) With compressive strain applied, the SBH at the source side is raised from Φ_s to $\Phi''_s \cong \Phi_s + \Delta E'_p$.

Theoretical efforts have also been carried out to derive analytical expressions which can reveal the working principle of SGT¹⁵⁸. By ignoring the surface states and other anomalies, charge distribution in the M-S contact can be simplified as shown in Figure 25a, in which W_n is the width of region where ionized donors distribute in the n -type semiconductor (ZnO here). In conventional piezoelectric theory, since the region within which the piezoelectric polarization charges distribute is much smaller than the volume of the bulk crystal, it is reasonable to assume that piezoelectric polarization charges distribute at the surface region with zero thickness of the bulk piezoelectric material. Such an assumption, however, does not apply for NW devices. It is therefore more reasonable to assume that piezoelectric polarization charges distribute in the region with

width of W_{piezo} near the barrier interface (Figure 25a). When strain is introduced in the semiconductor, the induced polarization charges at the interface not only change the height of the Schottky barrier, but also the width of depletion region.

The carriers transport in M-S contact is dominated by the majority carriers according to the diffusion theory for Schottky barrier, the current under forward bias can be expressed as¹⁶¹

$$J_n \approx J_D \exp\left(-\frac{q\phi_{Bn}}{kT}\right) \left[\exp\left(\frac{qV}{kT}\right) - 1\right] \quad (18)$$

where $J_D = \frac{q^2 D_n N_C}{kT} \sqrt{\frac{2qN_D(\psi_{bi} - V)}{\epsilon_s}} \exp\left(-\frac{q\phi_{Bn}}{kT}\right)$ is the saturation current density. We can define J_{D0} as the saturation current density with the absence of piezoelectric polarization charges:

$$J_{D0} = \frac{q^2 D_n N_C}{kT} \sqrt{\frac{2qN_D(\psi_{bi0} - V)}{\epsilon_s}} \exp\left(-\frac{q\phi_{Bn0}}{kT}\right) \quad (19)$$

where ψ_{bi0} and ϕ_{Bn0} are built-in potential and SBH with the absence of piezoelectric polarization charges. The effect of piezoelectric charge can be considered as perturbation to the conduction-band edge E_C ¹⁵⁸. The change in effective SBH induced by piezoelectric polarization charges can then be derived as:

$$\phi_{Bn} = \phi_{Bn0} - \frac{q^2 \rho_{piezo} W_{piezo}^2}{2\epsilon_s} \quad (20)$$

The current density across the Schottky barrier formed between metal and strained n -type piezoelectric semiconductor can hence be rewritten as:

$$J_n \approx J_{D0} \exp\left(\frac{q^2 \rho_{piezo} W_{piezo}^2}{2\epsilon_s kT}\right) \left[\exp\left(\frac{qV}{kT}\right) - 1\right] \quad (21)$$

This indicates that charge carriers transported across the contact between metal and strained n -type piezoelectric semiconductor is an exponential function of the localized piezoelectric polarization charges. For the SGT under investigation here, we can make the above result more specific to reflect effect of piezopotential on metal-Wurtzite semiconductor contact. For the ZnO NW used in SGT which grows along the c -axis, the piezo-coefficient matrix can be expressed as:

$$(e)_{ijk} = \begin{pmatrix} 0 & 0 & 0 & 0 & e_{15} & 0 \\ 0 & 0 & 0 & e_{15} & 0 & 0 \\ e_{31} & e_{31} & e_{33} & 0 & 0 & 0 \end{pmatrix} \quad (22)$$




Figure 25. (a) Space charges distribution; (b) electric field and (c) energy band diagram for ideal metal-semiconductor Schottky contacts with the presence of piezoelectric polarization charges at applied voltage $V = 0$ (thermal equilibrium). Dashed lines indicate electric field and energy band with the absence of piezoelectric charges. Adapted from 158.

If the induced strain is s_{33} along the c -axis, the piezoelectric polarization can then be obtained from $P_z = e_{33}s_{33} = q\rho_{piezo}W_{piezo}$, where ρ_{piezo} represents the density of created piezoelectric polarization charges. The current density across the Schottky barrier can now be expressed as:

$$J = J_{D0} \exp\left(\frac{qe_{33}s_{33}W_{piezo}}{2\varepsilon_s kT}\right) \left[\exp\left(\frac{qV}{kT}\right) - 1\right] \quad (23)$$

It can be seen clearly that current transported across the M-S interface is directly related to the exponential of the local strain, not only by the magnitude of the strain, but also by the polarity of the induced strain. When positive piezoelectric polarization charges (positive ρ_{piezo}) due to tensile strain (positive s_{33}) are introduced locally to the Schottky barrier at work, current transported across the barrier increases. This is consistent with experimental results observed in Figures 22 and 23. Similar conclusion can also be achieved when the polarity of induced strain is switched to compressive type. This is the fundamental mechanism of SGT.

4.2.4 Comparison between SGT and traditional field-effect-transistor (FET)

A better illustration of the basic concept of piezotronics can be obtained by comparing SGT with conventional metal-oxide-semiconductor-field-effect transistor (MOSFET). For the traditional thin-film based MOSFET, the two highly doped regions of the substrate are the drain and source areas; a thin dielectric layer is deposited on region between source and drain to serve as the gate dielectrics, on which the gate electrode is made. The electrons flowing from source to drain under an applied external voltage V_{DS} is controlled by the applied gate voltage V_G , which modulates the width and shape of conduction channel for transporting the charge carriers (Figure 26a). The similar structure and operation mechanism can also be applied to a semiconductor NW based FET (Figure 26b).




Figure 26. Schematics of (a) conventional thin-film based MOSFET and (b) a semiconductor NW based FET; Schematics of a SGT under tensile strain (c) and compressive strain (d), where the gate voltage which controls the channel width in MOSFET is replaced by a piezopotential that modulates the transport across the MS interface²⁹.

In contrast, a SGT or piezotronic transistor possesses the two-terminal metal-NW-metal structure, such as Au-ZnO-Au or Ag-ZnO-Ag as shown in Figure 26c and d. The fundamental principle of the SGT or piezotronic transistor is to modulate the carrier transport at M-S interface by piezopotential induced in the semiconductor under mechanical strain²⁹. SGT is distinctly different from the design of conventional MOSFET. First of all, the externally applied electrical gate voltage is replaced by an inner crystal piezopotential created under strain; consequently the “gate” electrode is eliminated. Secondly, the control over conducting channel width in traditional MOSFET is replaced by a modulation at the interface. Since the current transported across the M-S interface is the exponential of the local SBH, the ON/OFF ratio of the device can be significantly enhanced due to the non-linear effect. Finally, a voltage-controlled device is replaced by an external strain/stress controlled device, which might enable complimentary functionalities to conventional CMOS devices.

4.3 Strain-gated inverter (SGI)

4.3.1 Fabrication and operation of SGI

The piezotronic strain-gated complementary logic gates can then be built using back-to-back packaged *n*-type ZnO NW SGTs on the top and bottom surfaces of the same flexible substrate. The first demonstration is to illustrate the ZnO-NW strain-gated inverter (SGI) (Figure 27). The SGI was fabricated by bonding two ZnO NWs laterally on a Dura-Lar film. The thickness of the Dura-Lar film is 0.5 mm. The ZnO NWs were synthesized via VS physical vapor deposition method described in Chapter 3 and typically have diameters of 300 nm and lengths of 400 μm . The films were first cleaned with acetone, isopropyl alcohol and DI water by sonication, after which, the Dura-Lar films were dried by nitrogen gas blowing. One ZnO NW was placed flat on the top surface of the Dura-Lar film first using a probe station (Cascade Microtech, Inc.) under an optical microscope (Leica Microsystems, Inc.). Silver paint (Ted Pella, Inc.) was applied at both ends of the ZnO NW for electrical contacts. The second ZnO NW was placed on the bottom surface of the Dura-Lar film in the same way.




Figure 27. Schematics and corresponding symbols of a ZnO NW strain-gated inverter (SGI) performing logic operations on responding input strain.

When the substrate is bent downward (Figure 27a1), a tensile strain of 0.05-1.5% is created in SGT 1, while a compressive strain with the same magnitude is simultaneously produced in SGT 2, which results in a complementary “on” and “off” status in the two SGTs, respectively. Alternatively, if the substrate is bent upward (Figure 27b1), the two SGTs have a complementary “off” and “on” status, respectively. Therefore, these two SGTs behave in a similar way to the operation of the NMOS and PMOS transistors in the conventional complementary-metal-oxide-semiconductor (CMOS) inverters.

4.3.2 Characterization of SGI

The strain-voltage transfer characteristic (SVTC) and noise margins of the NW SGI are obtained by plotting the measured output voltages versus corresponding gate strains (Figure 28). V_{OH} and V_{OL} represent the high and low output voltages of the SGI, with ideal values of $V_{OH} = V_{DS} = 1$ V and $V_{OL} = 0$ V. The experimental values for V_{OH} and V_{OL} are 0.98 V and 0.0001 V respectively. The smaller measured value for V_{OH} than the applied 1 V is due to the voltage drop across the SGT that is at “on” status. The logic swing of the SGI defined to be $(V_{OH} - V_{OL})$ is 0.98 V. The switching threshold strain of the SGI, ε_I , at which the output of the SGI switches between logic high and low status, is obtained at point C with strain value of -0.6% in Figure 28. The slope value of the dashed line connecting the origin point and point C in Figure 28 is 1. In order to characterize the effect of input gate strain on the SGI output, the largest input strain for generating output logic “1”, ε_{IL} , and the smallest input strain for inducing output logic “0”, ε_{IH} , are determined at the pseudo unit gain points A and B (Figure 28) with strain values of -0.8% and -0.38%, respectively. ε_{IL} and ε_{IH} are defined as pseudo unity gain points on SVTC curve for the following considerations.




Figure 28. The strain-voltage transfer characteristic (SVTC) and noise margins of the ZnO NW SGI with $V_{DS} = 1$ V. Inset, optical picture of a ZnO NW SGI, with two SGTs and four connecting wires.

Assume there is noise perturbations on gate input strain ε_g , then $V_{out} = f(\varepsilon_g + \varepsilon_{noise})$.

Using first-order approximation and Taylor series expansion:

$$V_{out} = f(\varepsilon_g) + (dV_{out}/d\varepsilon_g) \varepsilon_{noise} \quad (24)$$

If the absolute value of pseudo gain ($dV_{out}/d\varepsilon_g$) is larger than 1, noise signal will be “amplified” and might compromise the SGI performance. If, however, the absolute value of pseudo gain ($dV_{out}/d\varepsilon_g$) is smaller than 1, noise signal will then be “filtered” and hence the obtained logic low input and logic high input regions ensure the gain of SGI operating within these two regions is smaller than 1. The slopes of the SVTC curve (red line) at points A and B are both -1. The input strain zone with $\varepsilon < \varepsilon_{IL}$ ($= -0.8\%$) (purple color region in Figure 28) induces the logic output of “1” for the SGI, while input strain zone with $\varepsilon > \varepsilon_{IH}$ ($= -0.38\%$) (bluish color region in Figure 28) induces logic output “0” for the SGI. The negative values for ε_{IL} and ε_{IH} may be due to the fact that some initial strains are unintentionally introduced in the SGTs during the fabrication process. In the logic low input region (purple color region in Figure 28), SGT 1 is on and SGT 2 is off; while in

the logic high input region (bluish color region in Figure 28), SGT 1 is off and SGT 2 is on. The response time of the SGI is dictated by the straining rate, which is an application-dependent factor and the transient property has been investigated for ZnO NW SGI (Figure 29).




Figure 29. Transient analysis of the ZnO NW SGI. Low-to-high time t_{LH} and high-to-low time t_{HL} represent the minimum response time of the NW SGI. t_{LH} and t_{HL} for a typical ZnO-NW SGI are determined as 0.06s and 0.11s respectively. The maximum switching frequency is hence computed from $f_{max} = 1/(t_{LH} + t_{HL}) = 5.88$ Hz. The propagation delay t_p for the gate is the average time required for a change in the gate input strain to be reflected at the output, which is computed using the time intervals t_{PHL} and t_{PLH} from $t_p = (0.5)(t_{PHL} + t_{PLH}) = 0.249$ s.

The strain-gated logic devices are designed to interface with the ambient environment, which is associated with low-frequency mechanical actions, and the aim and targeting applications are different from those of conventional silicon devices which aim at speed. Switching frequency is not the critical issue as long as the strain-gated logic devices can respond to and process the mechanical signals in a timely manner, such as in applications of nanorobotics, transducers and micro-machine. The applications of SGTs




Figure 30. Temporal characteristics of current and voltage on a typical ZnO-NW SGI. The absolute charges for the two current spikes in the magnified part are $1.99 \times 10^{-11} \text{ C}$ (negative spike) and $2.97 \times 10^{-11} \text{ C}$ (positive spike), respectively. The current spikes resulted from current generating process in the NWs can be negative or positive here depending the sign of straining rate, while the spikes of I_{dp} should be all positive. Therefore, I_{dp} can be determined as around 50 pA using simple superposition calculation.

are complimentary to those provided by conventional CMOS technology. Although there is no electrical gate in the ZnO-NW SGT and hence the gate leakage current can be ignored in the ZnO-NW SGI, unlike conventional CMOS inverter, there is one possible power dissipation source in ZnO-NW SGIs, direct path short-circuit current, I_{dp} . I_{dp} occurs due to the finite slope of the input strain signal, which causes a direct current path between V_{DD} and GND for a short period of time during switching when both the ZnO-

NW SGTs in a SGI are on. The preliminary investigation revealing the existence of I_{dp} can be seen in Figure 30.

4.4 Strain-gated universal logic gates

More sophisticated strain-gated logic operations such as NAND and NOR gates can be realized by further integrating two NW SGIs, which are gated individually by the applied strains, according to corresponding connection rules (Figures 31a1 and a2 for NAND gate and Figures 31b1 and b2 for NOR gate). The output voltages of NAND and NOR gates versus the input gate strains are shown in Figure 31a3 for NAND gate and Figure 31b3 for NOR gate. Two types of transitions occur during the switching operation of both the ZnO NW strain-gated NAND and NOR gates, which have been tabulated (Tables 1 and 2). It can also be seen that NW strain-gated NAND and NOR gates with active loads, which are the NWs, (Figures 31a3 and b3) exhibit better overall performance, such as larger logic swing, compared to passive-load NAND and NOR gates (Figures 32a and b).

The strain-gated ZnO NW XOR logic was also realized by connecting two SGTs in parallel (Figs. 4a). The drain electrode of SGT 1 in Fig. 4a is connected to the electrical input V_A while the drain electrode of SGT 2 is connected to $V_{\bar{A}}$, which is the logically complement electrical input to V_A . If the strain gated input logic for SGT 2 is B, then the strain input logic for SGT 1 is \bar{B} . The change in the connections of the electrodes from those demonstrated in the NW SGI results in different logic functions. When the substrate is bent downward or upward, the electric output would be either V_A or $V_{\bar{A}}$, with the overall output of the device logically expressed as $V_{out} = \bar{B} V_A + B V_{\bar{A}}$, which is the XOR logic. The output voltages of the XOR gate versus the input gate strains are shown in Figure 33b.




Figure 31. Schematics and operations of ZnO NW strain-gated NAND and NOR logic gates. a1-a3) ZnO NW strain-gated NAND gate. b1-b3) ZnO NW strain-gated NOR gate. a.u., arbitrary units.

If drain electrodes of SGT 1 and SGT 2 in Figure 33a are connected independently to arbitrary electrical input signals D_1 and D_0 rather than logically complements (V_A and $V_{\bar{A}}$), the XOR gate demonstrated above is essentially a 2:1 multiplexer (MUX), with a control bit B that is the input strain logic applied on SGT 2. Analogously, an n:1 MUX enables us to pick one of the n inputs and direct it to the output. When B is logic "1", SGT 1 is off and the output is determined by the input

connected to the drain electrode of SGT 2. Conversely, when B is logic “0”, SGT 2 is off and the output is determined by the input connected to the drain electrode of SGT 1.

Reversely, if the inputs D_1 and D_0 act as the output ports and the output for MUX as the input side, the device acts as a demultiplexer (DEMUX). The circuit can be expanded easily to create larger MUXs based on the above basic structures. The NW strain gated MUXs and DEMUXs are critical logic components for processing mechanic-electrical signals.

Table 1. One kind of transition changes the on/off status for all four SGTs, such as the case happening in the first two columns of Table S1 (with purple color). The other kind of transition changes the on/off status for only two SGTs, like the cases happening in the last four columns of Table S1 (with bluish color). The two numbers in the quotation marks represent the logic levels for strain inputs on the SGIs in a ZnO NW strain gated NAND gate.

	“0 0” → “1 1”	“0 1” → “1 1”	“1 0” → “1 1”
SGT 1	On	Off	Off
SGT 2	Off	On	On
SGT 3	Off	On	Off
SGT 4	On	Off	On

Table 2. One kind of transition changes the on/off status for all four SGTs, such as the case happening in the first two columns of Table S2 (with purple color). The other kind of transition changes the on/off status for only two SGTs, like the cases happening in the last four columns of Table S2 (with bluish color). The two numbers in the quotation marks represent the logic levels for strain inputs on the SGIs in a ZnO NW strain gated NOR gate.

	“0 0” → “1 1”	“0 0” → “1 0”	“0 0” → “0 1”
SGT 5	Off	On	Off
SGT 6	On	Off	On
SGT 7	On	On	Off
SGT 8	Off	Off	On




Figure 32. a1) Schematic of a resistive-load ZnO NW NAND gate constructed from serial connection of two ZnO NWs. a2) Logic operations and experimental truth table of the resistive-load ZnO NW NAND logic gate. b1) Schematic of a resistive-load ZnO NW NOR gate constructed from parallel connection of two ZnO NWs. b2) Logic operations and experimental truth table of the resistive-load ZnO NW NOR logic gate.

4.5 Summary

In summary, by utilizing the gating effect produced by piezoelectric potential in a ZnO NW under externally applied deformation, SGTs have been fabricated, using which the universal logic operations such as NAND, NOR and XOR gates have been demonstrated for the first time for performing piezotronic logic operations. In contrast to the conventional CMOS logic units, the SGT based logic units are driven by mechanical agitation and relies only on *n*-type ZnO NWs without the presence of *p*-type semiconductor components. The mechanical-electronic logic units can be integrated with NEMS technology to achieve advanced and complex functionalities in nanorobotics,

microfluidics and micro/nano-systems. Recently, the integration of the other two important components in self-powered autonomous intelligent nanoscale system, the energy harvesting and the sensing/detecting parts, has been demonstrated²² and ZnO piezotronic logic devices can be further integrated with the ultrasensitive ZnO NW sensors and ZnO NW based nanogenerators to achieve self-sustainable, all nanowire based, multifunctional self-powered autonomous intelligent nanoscale system.




Figure 33. ZnO NW strain-gated XOR logic gate. a1-a2) Schematics of a ZnO NW XOR logic gate performing logic operations on strain and electrical inputs. b) Logic operations and experimental truth table of the ZnO NW strain-gated XOR logic gate.

CHAPTER 5

PIEZOTRONIC NANOWIRE BASED RESISTIVE SWITCHES AS PROGRAMMABLE ELECTROMECHANICAL MEMORIES

5.1 Background

The concept of complementing field effect transistors (FETs) with two-terminal hysteretic resistive switches has recently attracted a great interest in implementing and scaling novel nonvolatile resistive memories¹⁶²⁻¹⁶⁶ for ultrahigh density memory storage^{167,168} and logic applications^{169,170} with characteristics such as high-density, low cost, fast write/read accessing speed and long endurance/retention time¹⁷¹. Notably, previous existing non-volatile resistive memories are all based on electrically switchable resistance change¹⁷¹ by means of formation of conductive filaments^{166,172}, charge-transfer-induced conformational change¹⁷³, electrochemical processes¹⁷⁴, or field-assisted drift/diffusion of charged ions^{164,165,167,175} in various oxides and ionic conductors¹⁷⁶⁻¹⁷⁸. These devices are electrically programmed and they are not suitable for direct interfacing with actuation/triggering other than electrical inputs. For applications such as human-computer interfacing, sensing/actuating in nanorobotics, and smart MEMS/NEMS^{11,179}, a direct interfacing of electronics with mechanical actions is required.

In this chapter the first piezoelectrically-modulated resistive switching device based on piezotronic ZnO nanowire (NW) will be presented, through which the write/read access of the memory cell is programmed via electromechanical modulation. Adjusted by the strain-induced polarization charges created at the semiconductor/metal interface under externally applied deformation by the piezoelectric effect, the resistive switching characteristics of the cell can be modulated in a controlled manner, and the logic levels of the strain stored in the cell can be recorded and read out, which has the

potential for integrating with NEMS technology to achieve micro/nano-systems capable for intelligent and self-sufficient multi-dimensional operations^{10,179,180}.

5.2 Structure and fabrication of piezoelectrically-modulated resistive memory

The basic structure of the piezoelectrically-modulated resistive memory (PRM) is shown in Figure 34a1 (Inset), which consists of a ZnO piezotronic NW that is in contact with Au electrodes fabricated by lithography on a flexible PET substrate (from DuPont, thickness ~ 1.25 mm). The two electrodes are labeled as the drain (D) and source (S) electrodes of the PRM cell. The single-crystalline ZnO NWs used in PRM devices were synthesized via a physical vapor deposition process⁶⁵ with diameters of 500 nm and lengths of 50 μm (Figure 34a1 Inset). ZnO NWs grown on alumina plates were transferred to the PET receiving substrate by sweeping the PET substrate across the NWs. ZnO NWs were detached from alumina plate and aligned on the PET substrate along the sweeping direction due to the applied shear force, with an estimated average density of 500 cm^{-2} (Figure 35), and the average density of drain/source electrodes pair is around 350 cm^{-2} . An optimized density of transferred ZnO NWs is important to insure that single ZnO NW is patterned between the same group of drain/source electrodes for subsequent photolithography and characterization steps. If the density is too high, multiple NWs are readily patterned between the drain/source electrodes, which can complicate the device configuration and obscure the subsequent characterization as well as the analysis of the device characteristics. On the other hand, if the density is too low, then the fabrication yield of the process shrinks significantly. Electrode patterns over the transferred ZnO NWs were defined using photolithography and then followed by evaporating 350 nm thick Au film (E-beam evaporation). After lift-off step, a substantial amount of the ZnO NWs was patterned with ordered Au electrodes (Figure 35). Au electrodes form Schottky contacts with the ZnO NWs, which are critical for a working piezotronic device. Finally,

the entire substrate can be further packaged with a thin layer of PDMS to enhance mechanical robustness.




Figure 34. Effects of oxygen plasma treatment on electrical properties of ZnO PRM cells. (a) a1-a3 I - V characteristics of ZnO PRM cells after 30, 20 and 10 minutes oxygen plasma treatment. a1 Inset, Atomic force microscopy (AFM) image of one ZnO PRM cell. (b) Optical image of the large-scale as-fabricated PRM cells after printing transfer of ZnO NWs and lithography patterning of metal electrodes. (c) Statistical distributions of the $V_{\text{th,S}}$ and $V_{\text{th,D}}$ peaks for PRM cells with different periods of oxygen plasma treatment. Red, blue and black lines are for PRM cells with 30, 20 and 10 minutes oxygen plasma treatment, respectively.

The PRM cells were then treated in oxygen plasma for 30 minutes before further characterization. Plasma treatment using argon or oxygen gas was performed on a plasma cleaning system (South Bay Technology, Inc., PC-150) in order to investigate the effect of pre-treatment on the performance and consequently the underlying working mechanism of the PRM cell. For both the argon and oxygen plasma treatment, the

chamber pressure was maintained at 170 mTorr during the process. The forward power used was 30 Watts with the reflected power of 0 Watt. The duration time of plasma treatment was programmed to be from 10 to 30 minutes for different groups of PRM cells investigated.

5.3 Characterization of PRM

5.3.1 Electro-mechanical characterization

A typical PRM cell used for the electro-mechanical characterizations consisted of a single ZnO NW with diameter of 300-500 nm and length of 50-100 nm. The mechanical deformations were applied onto the PRM cells using a 3-axis linear stage (Newport, Inc., 460P-XYZ-05). Electrical measurements were carried out with a computer-controlled data acquisition system, which consists of a function generator (Stanford Research Systems, Inc., DS345), a low-noise current preamplifier (Stanford Research Systems, Inc., SR570) and a shielded connector block with signal-labeled BNC connectors (NI BNC2120). For each strain state of the PRM cell, the output current was obtained by sweeping the DC bias across the device at a fixed frequency of 0.1 Hz. Once the substrate is deformed, a pure tensile/compressive strain is created in the NW since the mechanical behavior of the entire cell structure is determined by the substrate (Figure 34b). All of the I - V curves presented was measured at a sweeping frequency of 0.1 Hz at room temperature unless otherwise noted.

Several key features can be observed from the representative hysteretic I - V curve obtained for a single ZnO PRM cell (treated with 30-minute oxygen plasma) without applying an external strain (Figure 34a1). First, as the bias voltage increased from 0 to 10 V, the output current of the PRM cell increased abruptly at 5.73 V, which is defined as the threshold point $V_{th,S}$. An abrupt transition and switching from high-resistance state (HRS) to low-resistance state (LRS) occurred at $V_{th,S}$. Secondly, as the voltage was subsequently decreased towards negative values, the PRM cell switched back to the high-

resistance OFF state. Thirdly, when the bias voltage exceeded certain negative values ($V_{th,D} = -5$ V in Figure 34a1), the PRM cell was turned to the ON state again and subsequent decrease in magnitude of the negative bias voltage switched the PRM cell back to the OFF state. This hysteretic sweeping sequence is indicated by arrowheads in Figure 34a1. The overall resistive switching observed for a single PRM cell is unipolar since the switching sequence is independent of the polarity of the bias voltage¹⁷¹ (Figure 34a1), which can be understood by the symmetry in structures of the PRM cells. Current rectification, which can minimize cross talk between individual memory cells and solve the sneak path problem in potential large-scale ultra-high density applications^{181,182}, was also observed, suggesting that the PRM cell can be modeled as two back-to-back Schottky barriers connected in series with the NW in the metal-semiconductor-metal (M-S-M) configuration and the LRS state of the cell is dictated by Schottky-like transport at one of the Au/ZnO interfaces, which will be discussed in details later.




Figure 35. SEM image of the PRM cells array.

5.3.2 Effect of plasma pre-treatment

Noticeably, the I - V characteristic of the PRM cell is significantly different from those observed in previous single ZnO NW based piezotronic devices^{11,179}(orange line in Figure 36), which is proposed to result from the oxygen-plasma treatment prior to the measurement, as elaborated in the following.




Figure 36. I - V curves of PRM cells with argon plasma treatment. For PRM cells treated with argon plasma, the threshold voltages decreased and the conductance increased with respect to the pristine one, as the treatment time increased. The rectification disappeared in the I - V curve for PRM cell treated with 30 minute argon plasma. Inset, magnified plot for pristine PRM cell and cell with 10-minute argon plasma treatment.

In order to investigate the effect of pre-treatment on the performance of the PRM cell, six groups of PRM cells were electrically characterized after different plasma pre-treatments. The first three groups were treated with oxygen plasma for 30, 20 and 10 minutes, respectively and the typical I - V curves are shown in Figure 34a1-a3. The rest three groups of PRM cells were treated with argon plasma for 30, 20 and 10 minutes and

their individual typical I - V curves are shown in Figure 36, respectively. The I - V curve of the PRM cell directly assembled without pre-treatment (pristine PRM cell) is also plotted in Figure 36 for comparison. It can be seen clearly that significant changes occur in the shape, threshold voltage and current range of the I - V curves for these samples. With increasing the period of time of treatment with oxygen plasma, the threshold voltage of the PRM cell increased accordingly, and increased hysteresis was also observed in the I - V curve (Figure 34a1-a3). If the PRM cell was treated with argon plasma, the threshold voltage decreased and the conductance increased with respect to the pristine one, and finally the rectification disappeared in the I - V curve (Figure 36). The observed variations in the I - V curves of the PRM cells, which were fabricated using the ZnO NWs synthesized under the same experimental condition, are due to the fact that oxygen vacancies are capable of influencing the Schottky contacts between ZnO and metal electrodes¹⁸³. The synthesis condition (argon atmosphere at high temperature⁶⁵) for ZnO NWs used in the reported piezotronic devices^{19, 26, 32} and pristine PRM cells tended to create a large amount of oxygen vacancies in the ZnO NWs, which possibly induced the observed lower threshold voltages of 0.5 - 0.7 V due to the high density of oxygen vacancies near the metal-ZnO interface and pinning of the ZnO Fermi level close to the $V_o^{\bullet\bullet}$ defect level¹⁸³. If, however, the pristine ZnO NWs were treated with additional oxygen plasma for prolonged period of time, the concentration of oxygen vacancies could be largely reduced, which contributed to the observed increase in threshold voltages as well as the hysteresis loop of the I - V curves, as shown in Figure 34a1-a3.

The capability in designing the switching characteristics of the PRM cell in a controllable manner is further confirmed by the sharp and distinct statistical distributions of the $V_{th,S}$ and $V_{th,D}$ peaks for PRM cells with different periods of oxygen plasma treatment, with $V_{th,S} = 6.15 \pm 0.39$ V and $V_{th,D} = -5.12 \pm 0.03$ V, $V_{th,S} = 3.18 \pm 0.20$ V and $V_{th,D} = -2.67 \pm 0.22$ V as well as $V_{th,S} = 0.74 \pm 0.51$ V and $V_{th,D} = -0.68 \pm 0.20$ V for PRM cells with treatment for 30, 20 and 10 minutes, respectively, by oxygen plasma

(Figure 34c). The predictable electrical properties of these ZnO NWs with controlled treatment process enable the reproducible assembly of NW structures at large quantity for further applications. The slight difference and asymmetry observed between $V_{th,S}$ and $V_{th,D}$ within each group of PRM cells is possibly induced by the non-uniform geometry of the ZnO NW, as indicated by the AFM image inset in Figure 34a1. It is well known that the Schottky barrier height (SBH) induced at metal/semiconductor interface can be affected by factors such as the geometry and effective areas of the contact¹⁸⁴. The interface/surface states can also shift the SBH¹⁸⁴. Moreover, it has been previously reported that Zn-polar surface tends to form higher-SBH barrier than O-polar surface does, even with the same metals¹⁸⁵. In addition, the morphology of the ZnO NWs has been monitored before and after the plasma treatment and no obvious variations are observed (Figure 37).




Figure 37. Morphology of ZnO NWs before and after plasma treatment. No obvious variations can be observed in morphology for ZnO NWs before and after plasma treatments.

Notably, as can be seen from the semi-logarithmic curves (Figure 38) for Figure 34a1-a3, the PRM cells gradually lose its non-volatility as the period of oxygen plasma treatment increases. The non-volatility of PRM cells with 10-minute oxygen plasma treatment can be observed by sweeping only positive voltages (0 V-1 V) and the high-

conductance state is not lost at small bias with subsequent sweeps (for 20 cycles) following the high-conductance curve well, which indicates this kind of cells do have the memory effect (Figure 39a). The PRM cells with 30-minute oxygen plasma, however, did not show the same non-volatility in current experiment. Results for retention test are also shown in Figure 39b, which demonstrates the stability of as-fabricated device.

5.3.3 Temperature-dependent I - V measurements

Temperature-dependent I - V measurements were performed to obtain further insight into the switching mechanism of the PRM cell without applying external deformations. A custom designed 10-pin probe card equipped with BNC interfaces, in addition to the above electrical measurement system, was used to electrically access the PRM cells in the temperature-dependence I - V characterization.




Figure 38. I - V characteristics of ZnO PRM cells after 30, 20 and 10 minutes oxygen plasma treatment.




Figure 39. (a) I-V characteristics of ZnO PRM cell (10-minute oxygen plasma treatment) for 20 cycles. The non-volatile characteristic of the ZnO PRM cell with 10-minute oxygen plasma treatment can be seen here. (b) Retention cycle test of ZnO PRM cell (10-minute oxygen plasma treatment) for 20 cycles.

The system used for varying the device temperature consists of a dewar (Janis VPF-800) with a mechanical pump and a precision temperature controller (LakeShore 331). Liquid nitrogen was used to cool down the system temperature. Representative

result acquired from an Au/ZnO-NW/Au PRM cell clearly demonstrates the variations with temperature in the hysteretic I - V switching characteristics (Figure 40a). The threshold turn-on voltage for the reversely biased Schottky barrier of the PRM cell increased almost linearly with the decreasing temperature (Figure 40b), and the hysteresis loop increased with the decreasing temperature. The magnitudes of the current for PRM cell at very large bias ($V = \pm 10$ V) were almost constant and independent of temperature from 350 K to 90 K (Figure 40a).

Although the nature of resistive switching and related charge transport process at microscale in M-S-M structures is still under debate¹⁻⁵, the movement of charged species that modulates the current flow seems to be a dominant mechanism¹⁶⁴. Drift/diffusion of defects such as positively charged oxygen vacancies under applied electrical field has been suggested to change the electronic barrier at the metal/semiconductor interface, which possibly results in the observed resistive switching¹⁶⁵. Oxygen vacancies are known to be one of the predominant ionic defects in ZnO¹⁸⁶ and can influence the Schottky contacts between ZnO and metal electrodes¹⁸³. On the basis of the experimental results, a general model based on the coupled transport of charged dopants and electrons under applied electric field¹⁶⁵ is adopted and modified to explain the hysteretic switching behavior of the PRM cell without external deformation applied. The drift/diffusion of the oxygen vacancies towards the interface effectively reduces the local SBH, while the drift/diffusion of vacancies away from the interface increases the SBH.




Figure 40. Temperature-dependent I - V measurements of PRM cells at strain-free condition. (a) I - V characteristics of ZnO PRM cells at 300 K, 200 K and 90 K, respectively. (b) Dependence of threshold voltages on temperature. Both $V_{th,S}$ (in black) and $V_{th,D}$ (in red) increased in magnitudes almost linearly with the decreasing temperature.

The hysteretic switching sequences obtained at different temperatures can be characterized by four typical regions: (1) O-A (2) A-B-O (3) O-C and (4) C-D-O, as labeled in Figure 40a as an example. For easy discussion, the bias is set to be applied on the drain (D) electrode with respect to the source (S) side (Inset sketch in Figure 40a). The overall macroscopic resistance of the PRM cell is $R_{PRM} = R_S + R_{NW} + R_D$, where R_S and R_D are the electrical resistances contributed by Schottky barriers at source and drain sides that may vary during the experiment and R_{NW} is the intrinsic resistance of the ZnO NW. It has been previously demonstrated that for semiconductor NW based M-S-M structure, the I - V transport characteristic is normally dictated by the reversely-biased Schottky barrier side^{11,187,188}. As the bias voltage sweeps from O to A with the drain side forward-biased, the voltage drops mainly at the reversely biased source side. The total

resistance of PRM cell is $R_{\text{PRM}} \sim R_S$ (with $R_S \gg R_{\text{NW}}, R_D$), which is the HRS state. The lower voltage at the source side attracts oxygen vacancies towards the interface to modify the contact barrier at the source. The switching from HRS to LRS state occurs at a larger bias beyond point A, in corresponding to a largely reduced SBH at the source side. When the bias voltage sweeps from point A to point O through point B, the $\ln(I)$ - V curve for region B-O (empty circle in Figure 41), shows that $\ln(I)$ relates to $V^{1/4}$, as confirmed by the numerical fitting curve (purple line in Figure 41). This indicates that the thermionic emission-diffusion model dominates the transport at the reverse-biased source barrier¹⁸⁹. An accelerated diffusion of the oxygen vacancies toward the source side at a large applied voltage and their accumulation are considered as the cause of the hysteresis observed in I-V curve.

As the applied bias switches the polarity from point O to point C, the source side is now forward-biased and the bias voltage drops mainly at the reversely-biased drain side with the total resistance of PRM cell $R_{\text{PRM}} \sim R_D$, which is the new HRS state. Oxygen vacancies near the drain side are attracted towards and accumulated at the reversely-biased drain barrier to modify the interface contact, while oxygen vacancies previously piled up at the source side are drifting away. Similar to the case in region O-A, the switch from HRS to LRS state occurs only after a larger bias beyond point C is applied. When the bias voltage sweeps from point C to point O through point D, the $\ln(I)$ - V curve for region D-O (empty triangle in Figure 41) can again be numerically fitted using the $\ln(I) \sim V^{1/4}$ relationship (blue line in Figure 41), indicating that the thermionic emission-diffusion model also dominates the transport at the reverse-biased drain barrier.




Figure 41. I - V characteristic for PRM cell in region O-B and D-O in Figure 40. The numerical fitting curves show $\ln(I)$ linearly depends on $V^{1/4}$, which indicate thermionic emission-diffusion dominates the transport at the reverse-biased barriers.

It can also be observed that both $V_{th,S}$ and $V_{th,D}$ and hence the width of the HRS window increased as the temperature decreased from 350 K to 90 K (Figure 40b). Qualitatively, this can be understood since the drift/diffusion of the charged ions/dopants and electrons are thermally activated processes. Employing the rigid point ion model derived by Mott and Gurney¹⁹⁰, the diffusion coefficient of oxygen vacancy is given by $D = D_0 \cdot \exp(-E_a/kT)$ and the drift velocity is $v = a \cdot f \cdot \exp(-E_a/kT) \cdot \sinh(qE_d/2kT)$, where E_a is the activation energy, k is the Boltzmann constant, a is the effective hopping distance for the ion to hop between potential wells, f is the attempt-to-escape frequency. At decreased temperatures, larger bias is required to attract sufficient oxygen vacancies towards the respective reversely-biased barrier to switch the PRM cell from HRS to LRS state within the timescale in the experimental setup (the sweeping frequency of the bias signal was 0.1 Hz). The characteristic of PRM cells under sweeping of different rates has also been

investigated primarily for two different frequencies (0.1 Hz and 0.01 Hz). It is interesting to notice that the hysteresis loop shrinks for larger sweeping frequency, while no significant variations can be observed for the turn-on threshold voltage (Figure 42).




Figure 42. *I-V* characteristics of PRM cell under sweeping of different rates.

5.3.4 Stain-modulated hysteretic switching of PRM cell

The external mechanical perturbation induced strain (ε_g) acts as the programming input for modulating the hysteretic *I-V* characteristics of the PRM cell. A positive/negative strain is created when the ZnO NW is stretched/compressed. Interesting phenomena was observed when a PRM cell experienced straining (Figure 43a). When the PRM cell was tensile stretched ($\varepsilon = 1.17\%$), the hysteretic switching curve shifted towards lower voltage side by 1.49 V (red line in Figure 43a); when the cell was compressively deformed ($\varepsilon = -0.76\%$), the hysteretic switching curve shifted towards higher voltage side by 1.18 V (blue line in Figure 43a). $V_{th,S+}$, $V_{th,S0}$, $V_{th,S-}$ and $V_{th,D+}$, $V_{th,D0}$, $V_{th,D-}$ are the threshold switching voltages for the PRM cell with tensile, zero and

compressive strains, respectively. The same hysteretic switching curves can then be plotted in a semi-logarithmic current scale to illustrate and highlight the characteristics of the curves (Figure 44a). The ratios of conductance between LRS and HRS for the PRM cell remain steady at high values ($\sim 10^5$) under different strains (Figure 44b), demonstrating the stable performance of the cell and its potential feasibility for applications in flexible memory and logic operations¹¹.

The intrinsic rectifying behavior of the PRM cell may solve the sneak path problem as well as reduce the static power consumption¹⁸², which allows for construction of large passive resistive-switching device arrays. The changes in threshold switching voltages of the PRM cell with different strains have been plotted in Figure. 3b. It can be seen that the change in both the $V_{th,S}$ and $V_{th,D}$ almost linearly depends on strain applied to the PRM cell, while the width of the HRS window ($V_{th,Si} - V_{th,Di}$, where $i = +, 0, -$) remains almost constant for different strain values. This strain-modulated change in the threshold switching voltages was also observed for other PRM cells with oxygen plasma treatment.

It is well known that ionic polarization in ZnO can be induced by strain owing to the lacking of center symmetry in ZnO, which can strongly affect the charge transport¹⁷⁹. Novel effects¹⁹¹ and applications^{11,187,192} have been observed and implemented utilizing the piezotronic effect in ZnO¹⁷⁹. The fundamental concept of the piezotronic effect is that the SBH at the metal-semiconductor contact can be effectively tuned by the strain-induced piezoelectric polarization charges at the interface. The local conduction band profile can then be modified by shifting the local Fermi level. The change in SBH induced by piezoelectric polarization is given approximately by $\Delta\phi_B = \sigma_{pol} \cdot D^{-1} \cdot (1 + 1/(2q_s w_d))^{-1}$, where σ_{pol} is the volume density of the polarization charge and directly related to the piezoelectric polarization P vector, D is the two-dimensional density of interface states at the Fermi level at the Schottky barrier, q_s is the two-dimensional screening parameter and w_d is the width of the depletion layer¹⁹³. Thus the mechanical strain can

effectively change the local contact characteristics as well as the charge carrier transport process.




Figure 43. Strain-modulated hysteretic switching of PRM cell. (a) I - V characteristics of ZnO PRM cells under tensile, zero and compressive strains respectively. (b) Dependence of threshold voltages on applied strains. (c) Schematic of band-diagram of PRM cell under tensile strain. c1, Schottky barrier at drain side is forward biased. c2, Schottky barrier at drain side is reversely biased. Red solid lines represent band-diagrams after tensile strain is applied. Black dashed lines represent band-diagrams under strain free condition.

Based on the above discussions, the modulation effect of strain on the hysteretic switching behavior of the PRM cell, as shown in Figure 43a-b, can then be understood and explained using the band-diagram of the working device (Figure 43c). If the PRM cell is under tensile strain with the Schottky barrier at drain side being forward-biased ($V > 0$ in Figure 43a), the positive piezoelectric potential resulting from the positive strain-induced polarization charges reduced the SBH at the reverse-biased source barrier; while the negative piezoelectric potential resulting from the negative strain-induced

polarization charges increased the SBH at the forward-biased drain barrier (red line in Figure 43c1). Since the I - V characteristic in this situation is dictated by the reversely-biased source barrier, the existence of strain-induced piezoelectric potential results in the shift of switching threshold voltage from $V_{th,S0}$ to $V_{th,S+}$, indicating only a smaller bias is required to switch the PRM cell from HRS to LRS state. Alternatively, if the Schottky barrier at drain side is reverse-biased ($V < 0$ in Figure 43a), the SBH is still reduced at the source barrier while it is increased at the drain barrier (Figure 43b2) since the polarity of the strain did not change, and hence the piezoelectric potential remained negative and positive at source and drain barriers, respectively. The I - V characteristic is now dictated by the reversely-biased drain side in this case, and a shift of switching threshold voltage from $V_{th,D0}$ to $V_{th,D+}$ was observed, indicating a larger bias has to be applied in order to switch the PRM cell from HRS to LRS state. By the same token, in the case of applying a compressive strain to the PRM cell, the shift of switching threshold voltage from $V_{th,S0}$ to $V_{th,S-}$ and $V_{th,D0}$ to $V_{th,D-}$ can be explained.

Under strain free condition and if the applied external bias exceeds the threshold voltage, the device is in LRS, and the concentration of oxygen vacancies in the NW can significantly influence the total conductance of the NW as well as the SBHs at the source/drain (see Figures 34 and 36). Now we consider the case that a strain is applied to the PRM cell. The effect of piezopotential can be equivalently taken as applying a positive voltage at the barrier interface if the local piezoelectric polarization charges are positive, which in effect decreases the value of the external bias required to overcome the SBH at the interface. Alternatively, a negative voltage is created to act on the interface if the polarization charges are negative, which increases the value of the external bias required to overcome the barrier at the interface.




Figure 44. (a) Stain-modulated hysteretic switching curves of PRM cell in a semi-logarithmic current scale. (b) Ratio of conductance at LRS and HRS for the PRM cell under different strains. The ratio of conductance at LRS and HRS remain steady at high values ($\sim 10^5$) under different strains, demonstrating the stable performance of the PRM cell.

From the data shown in Figure 43a, the HRS window remains almost constant regardless the magnitude and sign of the applied strain, indicating the shifts in the observed threshold voltages under different strains are dictated by the piezoelectric

polarization charges at the interfaces and the contribution from the diffusion of the oxygen vacancies has negligible effect. This is because the oxygen vacancies are distributed in the entire NW, while the piezoelectric charges are accumulated right at the very near barrier interface in a region less than a sub-nanometer. The diffusion force contributed by the piezoelectric charges on the oxygen vacancies is a long-range interaction force, thus a variation of the vacancy concentration at the interface owing to piezoelectric effect is rather small. Furthermore, the entire I - V curves are “translated” for a constant voltage that is the change of threshold switch voltage caused by the piezoelectric charges. For the samples pre-treated in oxygen plasma, the concentration of the oxygen vacancies was largely reduced in the NW, thus, the screening effect of the free charge carriers to the piezoelectric charges was significantly reduced, and the effect of the piezoelectric charges is enhanced⁴⁸. Therefore, the shifts in threshold switch voltages due to piezoelectric polarization at both drain and source sides for a fixed strain have the same magnitude but opposite polarities, provided that the doping level is low. This indicates that the magnitude of the piezopotential at the interface is as large as 1.2 V at 0.5% ~ 0.76% of strain. The oxygen plasma pre-treatment to the ZnO NWs may also improve the output of the nanogenerator³⁴.

5.3.5 Operation of PRM cell as electromechanical memory

The fabricated PRM can function as an electromechanical memory, in which the write/read access can be programmed via mechanical actuation. A pulse train consisting of several write/read/erase pulses is applied to the PRM cell to record and read out the polarity/logic levels of the “stored” strain in the cell, by monitoring the characteristic patterns in the output current (Figure 45). The data shown in Figure 45 was obtained for the same PRM cell under different strain status, which is equivalent to the cases of three identical PRM cells under tensile strain (A cell), zero strain (B cell) and compressive strain (C cell), for easy description. First, a positive write pulse (10 ms) with $V_{th,S0} <$

$V_{\text{write1}} < V_{\text{th,S}_-}$ is applied to these three cells. This short pulse sets the A and B cells switch from the HRS to the LRS state, while the C cell remains in the HRS state. The status of the three cells are then read out by a read pulse (2 s) with a small magnitude ($V_{\text{read1}} < V_{\text{th,S}_+}$). Subsequently, a negative erase pulse (10 ms) with $V_{\text{th,D0}} < V_{\text{erase1}} < V_{\text{th,D}_-}$ resets the A and B cells from the LRS to the HRS state, while sets the C cell into the LRS state. A follow-up read pulse (2 s) with a small negative value ($V_{\text{read1}} > V_{\text{th,D}_-}$) is applied to read the new states of the cells. In the third step, a positive erase pulse (10 ms) with $V_{\text{th,S}_+} < V_{\text{erase2}} < V_{\text{th,S0}}$ sets the A cell from the HRS to the LRS state again, while keeps the B and C cells in the HRS state. The same V_{read1} pulse is then applied to read the new states of the cells. Finally, a negative write pulse (10 ms) with $V_{\text{th,D}_+} < V_{\text{write2}} < V_{\text{th,D0}}$ resets the A cell into the HRS state, while sets the B and C cells into the LRS state. The same V_{read2} pulse is then applied to read the new states of the cells. After the above series of pulse train is applied, the waveform of the output currents of the cells is monitored and analyzed (Figure 45). If the logic levels of the output currents with positive, almost zero and negative values are labeled as “1”, “0” and “-1”, the logic pattern of “1 0 1 0” indicates the positive nature of the “stored” strain in A cell. The logic patterns of “1 0 0 - 1” and “0 -1 0- 1” represent the zero and negative strain status of the B and C cells, respectively. A quantitative analysis of the magnitudes of the output currents can give the absolute values of the strains stored in the PRM cells.




Figure 45. Write/read access of PRM cell as an electromechanical memory.

Although there have been numerous research as well as commercial products on strain detection and measurements such as semiconductor MEMS/NEMS piezoresistive strain gauges^{194,195}, the PRM cells demonstrated here are fundamentally different from the previous devices. Piezoresistive effect is a non-polar and symmetric effect resulting from the band structure change while the PRM cells are based on the asymmetric piezotronic effect. ZnO is a polar structure along c -axis, straining in axial direction (c -axis) creates a polarization of cations and anions in the NW growth direction, resulting in a piezopotential drop from V^+ to V^- along the NW, which produces an asymmetric effect on the changes in the Schottky barrier heights (SBHs) at the drain and source electrodes. The strain sensor based on piezotronic effect has been reported to possess much higher sensitivity than previously reported devices³¹.

In summary, by utilizing the strain-induced polarization charges created at the semiconductor/metal interface under externally applied deformation as a result of piezotronic effect, the switching characteristics of the ZnO NW resistive switching devices can be modulated and controlled. We further demonstrated that the logic levels of the strain applied on the memory cell can be recorded and read out for the first time utilizing the piezotronic effect¹⁸, which has the potential for implementing novel nanoelectromechanical memories and integrating with NEMS technology to achieve micro/nano-systems capable of intelligent and self-sufficient multi-dimensional operations^{179,180}. Taking advantage of the recently developed large-scale fabrication technique of ZnO NW arrays²⁷, nonvolatile resistive switching memories using ZnO NW array as the storage medium may be readily engineered and implemented for applications such in flexible electronics and force/pressure imaging. Non-Boolean neuromorphic computing might also be realized by integrating arrays of high-density resistive memory cells^{196,197} on flexible substrates.

CHAPTER 6

PIXEL-ADDRESSABLE TRANSPARENT-AND-FLEXIBLE MATRIX OF VERTICAL-NW PIEZOTRONIC TRANSISTORS FOR TACTILE IMAGING

6.1 Background

Developing large-scale integration of miniscule functional components on mechanically deformable and optically transparent substrates may lead to revolutionary applications in mechanosensational human-electronics interfacing, sensing and energy harvesting^{22,133,198-201}. Significant progress has been achieved recently in implementing flexible pixel-array based pressure sensors for mimicking tactile sensing capabilities of human skins²⁰²⁻²⁰⁵, in which electronic components like traditional field-effect-transistors (FETs) act as read-out elements for detecting pressure-induced property change in the pressure-sensitive media. Intensive efforts have been devoted to minimize the effect of substrate strain on performance of these electronic components while preserving the deformability of the substrate, forming a newly emerging field of flexible electronics^{202-204,206}. This scheme of pressure sensing, whereas, not only requires complicated system integration of heterogeneous components but also lacks proficiency in directly interfacing electronics with mechanical actions in an *active* way that mechanical straining can be utilized to generate new electronic control/feedback. Moreover, the as-fabricated pixel sizes are of hundreds of microns to even tens of millimeters, severely limiting device density and spatial resolution.

Recently, the nanowire (NW) piezotronic transistor was introduced^{11,13,30,59} (also see Chapters 4 and 5), based on two-terminal metal-semiconductor-metal (MSM) structure in which the charge carrier transport is modulated by the piezoelectric-polarization-induced inner-crystal potential in the NW at the contacts without applying

the gate voltage as in traditional FET; therefore the transport property of a piezotronic transistor is directly controlled by the local applied force/stress. In addition, the elimination of wrap gate in piezotronic transistors offers an innovative approach for 3D structuring.

In this chapter, the first and by far the largest 3D array integration of vertical NW piezotronic transistors circuitry (92×92 pixels in 1 cm^2) as *active* pixel-addressable pressure-sensor matrix for tactile imaging will be demonstrated, enabling a 15-to-25-fold increase in pixel density compared to previous reports²⁰⁷. The highest spatial resolution with pixel dimension ($20 \times 20 \text{ }\mu\text{m}^2$) and pitch size ($100 \text{ }\mu\text{m}$) as well as the tactile sensitivity ($2.1 \text{ }\mu\text{s}\cdot\text{kPa}^{-1}$) have been demonstrated. The fabricated sensors are capable of mapping profiles of small pressure changes ($< 10 \text{ kPa}$). This landmark breakthrough in implementing 3D piezotronic transistor arrays paves innovative routes towards industrial-scale integration of NW piezotronic devices for sensing, micro/nano-systems and human-electronics interfacing.

6.2 Materials, working principles and design strategies

The miniaturized dimensions of nanomaterials together with the capability of modulating their compositions and properties in well-controlled manners not only exhibit the potential for addressing some of the critical challenges faced by silicon-based microelectronics, but also enable the possibility of incorporating diversified functionalities into the systems to complement digital processing with augmented capabilities, such as interactions between machine and human/environment^{13,208}.

Implementing arrays of transducers in flexible forms that are highly conformable to dynamically curved surfaces and sense the environmental inputs such as ambient mechanical actions is of pivotal importance for developing intelligently accessible interfaces in applications such as robotics and prosthetics. Despite of the numerous efforts devoted to achieve uniformly ordered assembly of various low-dimensional

nanomaterials for addressing the above application needs, planar metal-oxide-semiconductor field-effect-transistor (MOSFET) is still the dominant configuration for implementing functional nanodevices^{136,206,209}. Novel architecture like 3D integrated circuits, originally proposed for boosting performance of microelectronic devices as a complement to scaling, has also been adopted to facilitate integration of nanostructure-based planar building blocks, possibly with diverse functionalities, by sequentially assembling them into vertically stacked layers²¹⁰⁻²¹³. Nevertheless, lack of cost-effective technology for aligning and integrating these nanodevices into circuitry with sufficiently high density hinders further practical applications. Although extending electronic components into vertical dimension with the wrap-gate configuration presents an attractive approach to achieve high-density assembly of functional nanodevices²¹⁴, it is cumbersome to fabricate the gate electrode and manage interconnect layout for effectively addressing and controlling individual FET within a high-density device matrix owing to limited space (schematic of a representative wrap-gate 3D NW FET is shown in Figure 46a (left)).

Strain-gated piezotronic transistor operates based on modulation of local contact characteristics and charge carrier transport by strain-induced ionic polarization charges at the interface of metal-semiconductor contact, which is the fundamental of piezotronics^{10,11,13,29,158,215,216} (also see Chapter 4). The basic structure of a strain-gated vertical piezotronic transistor (SGVPT) is depicted in Figure 46a (right), consisting of one or multiple vertically-grown ZnO NWs in contact with bottom and top electrodes. ZnO NW experiences strain when subjected to external mechanical deformation, with piezopotential induced inside the NW due to polarization of non-mobile ions^{29,158}. The local contact profile and carrier transport across the Schottky barrier, formed between ZnO NW and metal electrodes, can be effectively controlled by the polarization-charge-induced potential. Electrical characteristics of the two-terminal SGVPT are therefore

modulated by external mechanical actions induced strain, which essentially functions as a *gate* signal for controlling carrier transport in SGVPT.




Figure 46. Schematic illustration, optical and SEM images, and topological profile image of 3D SGVPT array assembly. (a) Structural transformation from three-terminal configuration of wrap-gate 3D NW FET (left) into two-terminal configuration of SGVPT (right). (b) Schematic illustration of a 3D SGVPT array with pixel density of 92 x 92 and scheme for spatial profile imaging of local stress. (c) Equivalent circuit diagram of the 3D SGVPT array. (d) SEM image of SGVPT array taken after etching-back the SU 8 layer and exposing top surfaces of the ZnO NWs. Inset, 30°-tilt view of the exposed ZnO NWs for single pixel. (e) Topological profile image of the SGVPT array (Top view). Inset, 3D perspective view of the topological profile image reveals the vertical hierarchy of the SGVPT assembly in which the color gradient represents different heights. (f) Optical image of the transparent 3D SGVPT array on flexible substrate.

6.2.1 Fabrication of SGVPT array


By combining the patterned in-place growth of vertically aligned ZnO NWs with state-of-the-art microfabrication techniques, large-scale integration of SGVPT array can

be obtained. Figure 46b illustrates the schematic of the SGVPT array with pixel density of 92×92 in 1 cm^2 (234 pixels per inch (PPI)) and its equivalent circuit diagram is displayed in Figure 46c to demonstrate the operation scheme of the SGVPT devices circuitry, in which ε_g represents the mechanical strain *gate* signal. Detailed device fabrication process is described and shown in Appendix A and Figure 47. Briefly, the active array of SGVPTs is sandwiched between the top and bottom Indium Tin Oxide (ITO) electrodes, which are aligned in orthogonal cross-bar configurations. A thin layer of Au is deposited between the top/bottom surfaces of ZnO NWs and top/bottom ITO electrodes, respectively, forming Schottky contacts with ZnO NWs. Well-aligned ZnO NWs, synthesized by low-temperature hydrothermal method²⁸ (also see Chapter 3), function as the active channel material of SGVPT and help reduce the stochastic pixel-to-pixel variation to ensure uniform device performance, which is shown in the scanning electron micrographs (Figure 46d and Figure 48) of the SGVPT array taken after etching-back the SU 8 layer and exposing top surfaces of the ZnO NWs (see Appendix A for fabrication details).

6.2.2 Structure characterization of SGVPT array

The three-dimensional nature of the SGVPT assembly is revealed by topological profile imaging (Figure 46e) obtained by optical noncontact profilometer (Wyko Profilometer NT3300), which measures the phase change of light reflected from various heights in the structure by interferometry. The high degree in alignment and uniformity of SGVPT array in three dimensions ($\sim 30 \text{ }\mu\text{m}$ in height and $20 \text{ }\mu\text{m} \times 20 \text{ }\mu\text{m}$ in pixel size), enabled by process control in both the bottom-up synthesis of NWs and top-down fabrication of circuitry, ensures the integration of large-scale NW electronics for functional systems with high degree of complexity for potential industrial scale-up and future practical applications. The structural transformation from three-terminal configuration into two-terminal configuration by taking advantage of piezotronic effect

significantly simplifies the layout design and circuitry fabrication while maintains effective control over individual devices. Transparency and flexibility of SGVPT array devices (Figure 46f and Figure 49) are also critical properties for future applications such as artificial skin, personal electronics and potential integration with compliant energy harvesting modules for self-powered flexible functional systems^{19,133}.






Figure 47. (a) Schematic illustration of processing steps for fabricating 3D vertical piezotronic transistors array on a PET substrate. (b) Optical micrographs of 3D vertical piezotronic transistors array on a PET substrate. Inset (right) shows magnified image of top Schottky contacts and single pixel after 3rd layer processing.




Figure 48. (a-d) Scanning electron micrographs of 3D vertical piezotronic transistors array encapsulated by SU 8, with top surfaces of ZnO NWs exposed. (a-c): Top views of three selected pixels with SU 8 etched back. (d): 30° tilted view of single pixel with top surfaces of ZnO NWs exposed.




Figure 49. Measured normal incidence transmission (T) spectra of 3D vertical piezotronic transistors array on a PET substrate. Inset: Optical image of 3D vertical piezotronic transistors arrays on a 4-inch PET substrate.

6.3 Single-channel and full array response characterization

6.3.1 Single-channel response characterization

Typical single-channel line-scan (1 x 92) measurement results for SGVPT array device are shown in Figure 50, by locating one top electrode and addressing the 92 bottom electrodes so that all 92 pixels along this top electrode can be characterized individually. The electrical characterization platform interfaced with the 3D VSGPT array through a customized 200-pin probe card (Accuprobe Inc.) installed on the probe station (Cascade Microtech). All of the 8464 pixels were individually-addressable by iteratively switching two multiplexer matrixes (NI PXI-2530) and output current from each SGVPT pixel under bias was measured and averaged within a short duration

window of 10 ms by a 6½-digit digital multimeter (NI PXI-4072). The synchronized operations among the PXI modules as well as the data acquisition were controlled by the customized LabVIEW (National Instruments) code. The electrical characterization platform was connected to a computer for data registration and post-processing of acquired image. The background noise for the measurement system is also characterized and found to be significantly smaller than the measured responses (Figure 52c).




Figure 50. Single-channel line-scan (1 x 92) electrical measurement for SGVPT array device. (a) Topological profile images (top view) and the current response from these 23 pixels under 1 V bias with and without external stress applied to certain localized region. (b) Single-channel conductance measurement in temporal domain with and without pressure applied. (c) Current responses for pixel 46 under different pressures. Top right inset, current variations (red squares) and derived changes in SBHs (blue circles) for the reversed biased top contact, both versus the applied pressures. Bottom left inset, schematic band-diagram illustrating the change in SBH of the reversed biased top contact due to the modulation effect of strain-induced piezopotential.

Representative data from 23 pixels in this channel is listed here. Topological profile images (top view) of the selected pixels are organized at the top of Figure 50a. Current response from each pixel under 1 V bias, with and without external pressure (20 kPa) applied to certain localized region (around pixels 45 and 46), is recorded and plotted with color representing ratio of the response amplitude for each pixel in an 80-sec window. It can be seen clearly that for this single-channel array of SGVPTs, pressure variations can be distinguished with both high sensitivity and spatial resolution (pixel periodicity $\sim 100 \mu\text{m}$). Data from single-channel conductance measurement in temporal domain are compiled and shown in Figure 50b to further illustrate the dynamic response of SGVPT devices. Distinctive changes in conductance can be observed for pixels 45 and 46 before and after applying the localized pressure. The pressure sensitivity of a single SGVPT is also probed and shown in Figure 50c (for pixel 46). From the measured variations in current responses by consecutively increasing the pressure load applied at fixed location, the SGVPT device demonstrates high sensitivity for detecting pressure change, particularly in low-pressure regions ($< 10 \text{ kPa}$).

The modulation effect of applied pressure, which essentially functions as the controlling *gate*, on the electrical characteristics of SGVPT is exhibited by plotting current variations against pressure changes (red squares in top right inset of Figure 50c). The sensitivity for SGVPT, defined as $S = dG_{\text{SGVPT}}/dP$, is around $2.1 \mu\text{S}\cdot\text{kPa}^{-1}$, which arises from the change in carrier transport of the SGVPT by applied pressure due to corresponding modulation of barrier height at the reversed biased Schottky contact by strain-induced piezopotential^{11,29,158}. Specifically, the conductance of SGVPT device is dictated by the reversed biased Schottky contact, which is formed between ZnO NWs and top electrodes in this case. Upon applying the normal stress, accumulations of piezoelectric charges at both Schottky contacts induce the distribution of piezopotential. Due to the orientation of polar *c* axis in the as-synthesized ZnO NWs here (indicated by

the red arrowhead in Figure 46a, right), negative piezopotential is induced at the reversed biased top Schottky contact, which raises the barrier height at that contact and hence decreases the transport conductance of the SGVPT pixel, as depicted by the schematic band diagram in Figure 50c (bottom left inset). The corresponding theoretically derived changes in Schottky barrier height for the reversed biased top contact are also plotted in Figure 50c (blue circles in top right inset)³⁰.




Figure 51. Single-channel measurement confirming the piezotronic rather than piezoresistive characteristics of the conductivity change for SGVPT pixels under strain.

Piezotronic effect differs from the conventionally utilized piezoresistive effect in that the latter results from change in bandgap, charge carrier density or density of states in the conduction band of the strained semiconductor material that functions as a scalar “resistor”, while piezotronic effect arises due to the polarization of ions in the crystal and can directly affect the local contacts asymmetrically. This means that piezoresistive effect is a symmetric volume effect without polarity, while piezotronic effect is an interface effect that asymmetrically modulates local contacts at different terminals of the device due to the polarity of the piezopotential^{29,158}. The magnitude and polarity of

piezopotential within corresponding SGVPT changes according to the local stress/force, resulting in a direct control over local Schottky barrier heights and hence the corresponding conducting characteristics of the SGVPT by induced strain. The asymmetric change in current response of SGVPT pixels under strain confirm that the underlying mechanism here is piezotronic effect at the contact interface, rather than the conventional piezoresistive effect in the bulk, as shown in Figure 51³¹. The operation of SGVPT device is therefore based on barrier-interface-modulation that enables enhanced sensitivity and efficiency compared to the channel-modulation operation in conventional FETs. By monitoring the output current of each independently-functioning SGVPT in the matrix, spatial profile of applied pressure can be readily imaged by multiplexed-addressing all of the pixels.

6.3.2 Full-array response characterization

The feasibility and scalability of the proposed integration scheme is demonstrated by the successful fabrication of the 92 x 92-pixel SGVPT array, which presents the largest integration of ordered NW devices so far for tactile sensing applications, enabling a 15-to-25-fold increase in pixel density compared to previous results²⁰²⁻²⁰⁴. The output current of each individual SGVPT pixel is measured and averaged within a short duration window of 10 ms. Two-dimensional current contour plot is thus obtained by registering the measured current to the corresponding pixel coordinates along x (bottom electrode) and y (top electrode) axes. Metrology mapping has then been performed on the fully integrated SGVPT array without applying pressure (Figure 52a, inset), demonstrating that all of the 8464 SGVPTs within the array are functional at a yield of 100%! The subsequent statistic investigation reveals the superb uniformity in electrical characteristics among all of the pixels, with 95% of the SGVPTs possessing current values in the narrow range of $13.7 \pm 2.73 \mu\text{A}$ under 1 V bias (Figure 52a). The high yield in device fabrication and uniformity in device performance demonstrated here ensure

later large-scale integration of SGVPTs for practical applications. The uniformity in current distribution of SGVPTs can be further improved by optimizing the fabrication process, such as achieving uniform amount of ZnO NWs within each pixel and obtaining even profiles in the etch-back step of SU 8 layer. To demonstrate the tactile sensing capability of the integrated SGVPT array, a normal stress of ~ 25 kPa is applied to the device by pressing a hexagonal-shape mold onto the device. As depicted in Figure 52b, which presents the difference between current values for each pixel before and after applying the normal stress, the profile of applied stress can be spatially imaged.




Figure 52. Tactile imaging by fully-integrated 92 x 92 SGVPT array. (a) Metrology mapping (Inset) and statistic investigation of the fully integrated SGVPT array without applying stress. (b) Current responses contour plot illustrating the capability of SGVPT array for imaging the spatial profile of applied stress. (c) Background noise test for the measurement system under 1 V bias.

6.4 Summary

In summary, by introducing the two-terminal piezotronic transistors, we achieved the first large-scale array of strain-gated vertical piezotronic transistors using patterned and vertically-aligned NWs, which are advantageous over the traditional FETs in two folds. By replacing the externally applied voltage with the inner-crystal piezopotential and eliminating the gate electrode, it is possible to fabricate arrays of SGVPT at very high density. The SGVPT devices can also function as active tactile sensors by directly converting mechanical stimulations into electrical signals utilizing the piezopotential without applied bias, which emulates the physiological operations of mechanoreceptors in biological entities, such as human hair follicles and hair cells in the cochlea²¹⁷. The measurement system is shown in Figure 53.




Figure 53. Experimental setup for multichannel multiplexed measurement and programmed mechanical inputs.

The SGVPT array demonstrated here presents the largest integration of ordered 3D vertical NW transistors array as active components with the highest array density and spatial resolution for functional applications in transparent flexible electronics and active sensor arrays. The pixel size can be readily pushed down to the lithographic limits for realizing functional applications with even higher spatial resolution and precisely-

controlled number of NWs within each pixel. It is prospected that SGVPT devices can be further integrated with silicon-based CMOS technology for achieving augmented functionalities in smart systems in the era of “More Than Moore”²⁰⁸. The scalability of this platform in integrating in-place synthesized single-crystalline NWs in controllable manners together with its demonstrated compatibility with state-of-the-art microfabrication techniques enables future implementation of Wurtzite NWs for practical applications in micro/nano-systems capable of self-sufficient intelligent multi-dimensional operations¹⁹.

CHAPTER 7

CONCLUSION

The rapid advancement in micro/nanotechnology nowadays will gradually shift its focus from demonstrating discrete devices to developing integrated system of certain complexity, which is capable of performing multi-functions such as sensing, actuating/responding, communicating and controlling by integrating individual devices via state-of-art microfabrication technologies.

Throughout the past four years, as a research assistant in Prof. Wang's group, I have been working towards developing technology that will provide new solutions and enable augmented capabilities to MEMS/NEMS by exploring piezotronic nanodevices and integrated systems. My research endeavors, as discussed in this thesis, encompass the following topics:

1. Nanowire growth

To move forward toward the goals, the first task we have taken is to synthesize high quality ZnO NW samples, either for discrete devices or array-based integrated systems. We have developed an effective approach for patterning growth of vertically aligned ZnO NWs array with high-throughput and low-cost at wafer-scale. Different substrates are patterned using either laser interference lithography of the photoresist or direct laser interference ablation of the substrate, on which ZnO NWs are grown via a low temperature hydrothermal method without using catalyst and with a superior control over orientation, location/density and morphology of as-synthesized ZnO NWs. This approach demonstrates a novel method of manufacturing large-scale patterned one-dimensional nanostructures for applications in energy harvesting, sensing, optoelectronics and electronic devices. Other synthesis processes for growing one-dimensional ZnO nanostructures for piezotronic applications have also been investigated. ZnO NWs

obtained from VS process constitute the majority materials for fabricating single-NW based piezotronic applications. Synthesis methods such as vapor-solid-solid (VSS) and pulsed laser deposition (PLD) processes are also discussed and their potential in realizing ZnO NWs array with high crystallinity, adjustable dopant type, doping levels and controllable bandgap engineering is also investigated.

2. Strain-gated piezotronic logic nanodevices

We have also developed a brand new approach toward logic operation that performs mechanic-electrical coupled and controlled actions in one structure unit using a single material, which is ZnO. ZnO is unique because of its coupled piezoelectric and semiconductor properties, which is the piezotronic effect dealing with the piezopotential tuned/gated charge carrier transport process in a semiconductor material. The piezopotential created inside a ZnO NW under strain can be effectively used as a gate voltage. By utilizing the gating effect produced by the piezopotential in a ZnO NW under externally applied deformation, strain-gated transistors (SGTs) have been fabricated, using which the universal logic operations such as NAND, NOR, XOR gates and MUX/DEMUX have been demonstrated for the first time for performing piezotronic logic operations. This is the very first demonstration of mechanical action induced electronic logic operation with the introduction of a new driving mechanism in comparison to the existing silicon based logic operations. This is also the first demonstration of its kind using nanowires. In contrast to the conventional CMOS logic units, the SGT based logic units are driven by mechanical agitation and rely only on *n*-type ZnO NWs without the presence of *p*-type semiconductor components. The mechanical-electronic logic units can be integrated with NEMS technology to achieve advanced and complex functionalities in nanorobotics for sensing and actuating, and in microfluidics for controlling the circuitry of the flowing fluid. Furthermore, ZnO piezotronic logic devices can be further integrated with the ultrasensitive ZnO NW sensors and ZnO NW based nanogenerators to achieve self-sustainable, all nanowire

based, multifunctional self-powered autonomous intelligent nanoscale system (SPAINS). This has vitally important applications in portable electronics, medical sciences and defense technology.

3. Piezotronic strain memory device

We have presented the first piezoelectrically-modulated resistive switching device based on piezotronic ZnO NWs, through which the write/read access of the memory cell is programmed via electromechanical modulation. By utilizing the strain-induced polarization charges created at the semiconductor/metal interface under externally applied deformation as a result of piezotronic effect, the switching characteristics of the ZnO NW resistive switching devices can be modulated and controlled. We further demonstrated that the logic levels of the strain applied on the memory cell can be recorded and read out for the first time, which has the potential for implementing novel nanoelectromechanical memories and integrating with NEMS technology to achieve micro/nano-systems capable of intelligent and self-sufficient multi-dimensional operations. To a broad impact, taking advantage of the recently developed large-scale fabrication technique of ZnO NW arrays, nonvolatile resistive switching memories using ZnO NW array as the storage medium may be readily implemented for applications such in flexible electronics and force/pressure imaging. Non-Boolean neuromorphic computing might also be realized by integrating arrays of high-density resistive memory cells on flexible substrates.

4. Large-scale 3D array integration of vertical piezotronic NW transistors

We have presented an important breakthrough on the first and by far the largest 3D array integration of vertical NW piezotronic transistors circuitry (92 x 92 pixels with 234 pixels per inch) as active/adaptive pixel-addressable pressure-sensor matrix for tactile imaging, enabling a 15-to-25-fold increase in pixel density and spatial resolution compared to previous reports. This landmark breakthrough in implementing 3D piezotronic transistor arrays paves innovative routes towards industrial-scale integration

of NW piezotronic devices for sensing, micro/nano-systems and human-electronics interfacing.

In summary, this dissertation presents systematical research on piezotronic devices and integrated systems. As the core of this dissertation, piezotronic effect induced by the piezopotential-modulated charge transport across contact/junction upon externally applied mechanical strain has been investigated and utilized. From the synthesis of aligned ZnO NWs array at large scale to characterize the electromechanical property of as-fabricated devices for novel piezotronic applications, the work in this dissertation not only help strengthen the understanding of piezotronics, but also pave routes towards further implementation of piezotronic transistor arrays for sensing, micro/nano-systems and human-electronics interfacing²⁰⁷ as well as large-scale integration of piezotronics with silicon-based CMOS technology for achieving augmented functionalities in smart systems in the era of “More Than Moore”.

APPENDIX A

PROCESSING SCHEME FOR FABRICATING 3d VERTICAL PIEZOTRONIC TRANSISTORS ARRAY

Substrate preparation

1. Clean the Polyethylene terephthalate (PET) substrate or silicon wafer (acetone, isopropyl alcohol (IPA), deionized (DI) water).
2. Deposit a thin layer of SiO₂ (30 nm) to the substrate via electron-beam evaporation.

Bottom electrode formation

3. Spin-coat negative-tone photoresist (Futurrex NR9-1500PY) onto the substrates and soft-bake at 150 °C for 60 s.
4. Expose the samples with 365 nm UV lithography using first layer pattern.
5. Post-bake the samples at 100 °C for 60 s.
6. Develop the exposed samples in aqueous base developer (Futurrex Resist Developer RD6).
7. Rinse and blow-dry the samples.
8. Deposit 150 nm ITO as the bottom electrodes through RF magnetron sputtering.
9. Immediately deposit 3 nm Cr onto the ITO electrodes through electron beam evaporation.
10. Lift-off ITO/Cr in acetone.

Bottom Schottky contact formation and active area defining

11. Clean the processed samples in step 10 (acetone, IPA, DI water).
12. Pattern photoresist using second layer mask (steps 3-7).
13. Deposit 20 nm Au through electron beam evaporation.
14. Deposit 100 nm ZnO through RF magnetron sputtering.
15. Lift-off Au/ZnO in acetone.

Synthesis of vertical ZnO NWs array

16. Clean the processed samples in step 15 (acetone, IPA, DI water).
17. Immerse the samples into the growth solution (25 mM ZnCl₂ and 25 mM Hexamethylenetetramine (HMTA, (CH₂)₆N₄)) at 85 °C for 6 hrs.

Encapsulation of vertical ZnO NWs array

18. Clean the processed samples in step 17 (acetone, IPA, DI water).
19. Spin-coat encapsulation polymer (Microchem SU 8 2025) onto the samples.
20. Expose the samples with 365 nm UV lithography.
21. Cure the samples at 150 °C for 1 hr.

Exposure of top surfaces of ZnO NWs

22. Clean the processed samples in step 21 (acetone, IPA, DI water).
23. Dry etch the SU 8 layer in a reactive ion etcher.

Top Schottky contact formation

24. Clean the processed samples in step 23 (acetone, IPA, DI water).
25. Pattern photoresist using second layer mask (steps 3-7).
26. Deposit 80 nm Au through electron beam evaporation.
27. Lift-off Au in acetone.

Top electrode formation

28. Clean the processed samples in step 27 (acetone, IPA, DI water).
29. Pattern photoresist using third layer mask (steps 3-7).
30. Deposit 150 nm ITO through RF magnetron sputtering.
31. Lift-off ITO in acetone.

REFERENCES

- 1 Harrop, P. & Das, R. *Wireless Sensor Networks 2011-2021*. (IDTechEX, 2011).
- 2 Diamond, D., Coyle, S., Scarmagnani, S. & Hayes, J. Wireless sensor networks and chemo-/biosensing. *Chem Rev* **108**, 652-679, (2008).
- 3 Sanders, D. Environmental sensors and networks of sensors. *Sensor Rev* **28**, 273-274, (2008).
- 4 Kim, S. *et al.* Health monitoring of civil infrastructures using wireless sensor networks. *Proceedings of the Sixth International Symposium on Information Processing in Sensor Networks*, 254-263, (2007).
- 5 Zhang, H. X., Fallahi, M., Pau, S., Norwood, R. A. & Peyghambarian, N. Solar Powered Wireless Sensor Systems for Border Security. *Sensors, and Command, Control, Communications, and Intelligence (C3i) Technologies for Homeland Security and Homeland Defense Ix* **7666**, (2010).
- 6 Hao, Y. & Foster, R. Wireless body sensor networks for health-monitoring applications. *Physiol Meas* **29**, R27-R56, (2008).
- 7 Hu, Y. F. *et al.* Self-Powered System with Wireless Data Transmission. *Nano Lett* **11**, 2572-2577, (2011).
- 8 Wang, Z. L., Yang, Y. H. & Wang, J. G. A numerical study on effect of combined wave loadings in concrete slab. *Acta Geotech* **5**, 169-175, (2010).
- 9 Wang, Z. L. Energy Harvesting for Self-Powered Nanosystems. *Nano Res* **1**, 1-8, (2008).
- 10 Wu, W. Z. & Wang, Z. L. Piezotronic Nanowire-Based Resistive Switches As Programmable Electromechanical Memories. *Nano Lett* **11**, 2779-2785, (2011).
- 11 Wu, W. Z., Wei, Y. G. & Wang, Z. L. Strain-Gated Piezotronic Logic Nanodevices. *Adv Mater* **22**, 4711-+, (2010).

- 12 Tian, B. Z. *et al.* Coaxial silicon nanowires as solar cells and nanoelectronic power sources. *Nature* **449**, 885-U888, (2007).
- 13 Wang, Z. L. Progress in Piezotronics and Piezo-Phototronics. *Adv Mater* **24**, 4632-4646, (2012).
- 14 Wang, Z. L. & Wu, W. Z. Nano-enabled energy harvesting for self-powered micro/nano-systems. *Angew Chem Int Edit*, (2012).
- 15 Fromherz, P., Offenhausser, A., Vetter, T. & Weis, J. A Neuron-Silicon Junction - a Retzius Cell of the Leech on an Insulated-Gate Field-Effect Transistor. *Science* **252**, 1290-1293, (1991).
- 16 Zeck, G. & Fromherz, P. Noninvasive neuroelectronic interfacing with synaptically connected snail neurons immobilized on a semiconductor chip. *P Natl Acad Sci USA* **98**, 10457-10462, (2001).
- 17 Kotov, N. A. *et al.* Nanomaterials for Neural Interfaces. *Adv Mater* **21**, 3970-4004, (2009).
- 18 Patolsky, F., Timko, B. P., Zheng, G. F. & Lieber, C. M. Nanowire-based nanoelectronic devices in the life sciences. *Mrs Bull* **32**, 142-149, (2007).
- 19 Wang, Z. L. & Wu, W. Z. Nanotechnology-Enabled Energy Harvesting for Self-Powered Micro-/Nanosystems. *Angew Chem Int Edit*, (2012).
- 20 Wang, S. D. *et al.* Mechanics of Epidermal Electronics. *J Appl Mech-T Asme* **79**, (2012).
- 21 Wu, W. W. *et al.* Lead Zirconate Titanate Nanowire Textile Nanogenerator for Wearable Energy-Harvesting and Self-Powered Devices. *Acs Nano* **6**, 6231-6235, (2012).
- 22 Xu, S. *et al.* Self-powered nanowire devices. *Nat Nanotechnol* **5**, 366-373, (2010).
- 23 Gautschi, G. *Piezoelectric Sensorics: Force, Strain, Pressure, Acceleration and Acoustic Emission Sensors, Materials and Amplifiers* (Springer, 2002).

- 24 Chen, H., Jia, C., Zhang, C., Wang, Z. H. & Liu, C. S. Power harvesting with PZT ceramics. *Ieee Int Symp Circ S*, 557-560, (2007).
- 25 Tseng, K. K. & Wang, L. Smart piezoelectric transducers for in situ health monitoring of concrete. *Smart Mater Struct* **13**, 1017-1024, (2004).
- 26 Izyumskaya, N. *et al.* Processing, structure, properties, and applications of PZT thin films. *Crit Rev Solid State* **32**, 111-202, (2007).
- 27 Wei, Y. G. *et al.* Wafer-Scale High-Throughput Ordered Growth of Vertically Aligned ZnO Nanowire Arrays. *Nano Lett* **10**, 3414-3419, (2010).
- 28 Gao, Z. Y. *et al.* Effects of piezoelectric potential on the transport characteristics of metal-ZnO nanowire-metal field effect transistor. *J Appl Phys* **105**, (2009).
- 29 Wang, Z. L. Piezopotential gated nanowire devices: Piezotronics and piezophotonics. *Nano Today* **5**, 540-552, (2010).
- 30 Zhou, J. *et al.* Piezoelectric-Potential-Control led Polarity-Reversible Schottky Diodes and Switches of ZnO Wires. *Nano Lett* **8**, 3973-3977, (2008).
- 31 Zhou, J. *et al.* Flexible piezotronic strain sensor. *Nano Lett* **8**, 3035-3040, (2008).
- 32 Wang, Z. L. & Song, J. H. Piezoelectric nanogenerators based on zinc oxide nanowire arrays. *Science* **312**, 242-246, (2006).
- 33 Zhang, X. M., Lu, M. Y., Zhang, Y., Chen, L. J. & Wang, Z. L. Fabrication of a High-Brightness Blue-Light-Emitting Diode Using a ZnO-Nanowire Array Grown on p-GaN Thin Film. *Adv Mater* **21**, 2767-+, (2009).
- 34 Wang, Z. L. Towards Self-Powered Nanosystems: From Nanogenerators to Nanopiezotronics. *Adv Funct Mater* **18**, 3553-3567, (2008).
- 35 Wang, Z. L. *Nanogenerators for self-powered devices and systems*. (Georgia Institute of Technology, SMARTech digital repository, (<http://hdl.handle.net/1853/39262>) 2011).

- 36 Xiang, H. J., Yang, J. L., Hou, J. G. & Zhu, Q. S. Piezoelectricity in ZnO nanowires: A first-principles study. *Appl Phys Lett* **89**, (2006).
- 37 Tu, Z. C. & Hu, X. Elasticity and piezoelectricity of zinc oxide crystals, single layers, and possible single-walled nanotubes. *Phys Rev B* **74**, (2006).
- 38 Kulkarni, A. J., Zhou, M. & Ke, F. J. Orientation and size dependence of the elastic properties of zinc oxide nanobelts. *Nanotechnology* **16**, 2749-2756, (2005).
- 39 Michalski, P. J., Sai, N. & Mele, E. J. Continuum theory for nanotube piezoelectricity. *Phys Rev Lett* **95**, (2005).
- 40 Gao, Y. & Wang, Z. L. Electrostatic potential in a bent piezoelectric nanowire. The fundamental theory of nanogenerator and nanopiezotronics. *Nano Lett* **7**, 2499-2505, (2007).
- 41 Wang, X. D., Song, J. H., Liu, J. & Wang, Z. L. Direct-current nanogenerator driven by ultrasonic waves. *Science* **316**, 102-105, (2007).
- 42 Qin, Y., Wang, X. D. & Wang, Z. L. Microfibre-nanowire hybrid structure for energy scavenging. *Nature* **451**, 809-U805, (2008).
- 43 Wang, Z. L. Nanopiezotronics. *Adv Mater* **19**, 889-892, (2007).
- 44 Wang, Z. L. *et al.* Semiconducting and piezoelectric oxide nanostructures induced by polar surfaces. *Adv Funct Mater* **14**, 943-956, (2004).
- 45 McCluskey, M. D. & Jokela, S. J. Defects in ZnO. *J Appl Phys* **106**, (2009).
- 46 Hollander, L. E., Vick, G. L. & Diesel, T. J. The Piezoresistive Effect and Its Applications. *Rev Sci Instrum* **31**, 323-327, (1960).
- 47 Schmidt-Mende, L. & MacManus-Driscoll, J. L. ZnO - nanostructures, defects, and devices. *Mater Today* **10**, 40-48, (2007).
- 48 Gao, Y. & Wang, Z. L. Equilibrium Potential of Free Charge Carriers in a Bent Piezoelectric Semiconductive Nanowire. *Nano Lett* **9**, 1103-1110, (2009).

- 49 Vetury, R., Zhang, N. Q. Q., Keller, S. & Mishra, U. K. The impact of surface states on the DC and RF characteristics of AlGaIn/GaN HFETs. *Ieee T Electron Dev* **48**, 560-566, (2001).
- 50 Lu, M. P. *et al.* Piezoelectric Nanogenerator Using p-Type ZnO Nanowire Arrays. *Nano Lett* **9**, 1223-1227, (2009).
- 51 Yuan, G. D. *et al.* p-type ZnO nanowire arrays. *Nano Lett* **8**, 2591-2597, (2008).
- 52 Wang, F. *et al.* An aqueous solution-based doping strategy for large-scale synthesis of Sb-doped ZnO nanowires. *Nanotechnology* **22**, (2011).
- 53 Yankovich, A. B. *et al.* Stable p-Type Conduction from Sb-Decorated Head-to-Head Basal Plane Inversion Domain Boundaries in ZnO Nanowires. *Nano Lett* **12**, 1311-1316, (2012).
- 54 Wang, X. D. *et al.* Piezoelectric field effect transistor and nanoforce sensor based on a single ZnO nanowire. *Nano Lett* **6**, 2768-2772, (2006).
- 55 He, J. H., Hsin, C. L., Liu, J., Chen, L. J. & Wang, Z. L. Piezoelectric gated diode of a single ZnO nanowire. *Adv Mater* **19**, 781-+, (2007).
- 56 Wang, Z. L. From nanogenerators to piezotronics-A decade-long study of ZnO nanostructures. *Mrs Bull* **37**, 814-827, (2012).
- 57 Tung, R. T. Recent advances in Schottky barrier concepts. *Mat Sci Eng R* **35**, 1-138, (2001).
- 58 Rhoderick, E. H. & Williams, R. H. *Metal-Semiconductor Contacts*. 2nd edn, (Clarendon Press, 1988).
- 59 Wang, Z. L. Preface to the Special Section on Piezotronics. *Adv Mater* **24**, 4630-4631, (2012).
- 60 Muller, R. S., Kamins, T. I. & Chan, M. *Device Electronics for Integrated Circuits*. 3 edn, (Wiley, 2002).

- 61 Yang, Q., Wang, W. H., Xu, S. & Wang, Z. L. Enhancing Light Emission of ZnO Microwire-Based Diodes by Piezo-Phototronic Effect. *Nano Lett* **11**, 4012-4017, (2011).
- 62 Bhattacharya, P. *Semiconductor Optoelectronic Devices*. 2 edn, (Prentice Hall, 1996).
- 63 Zhang, Y., Yang, Y. & Wang, Z. L. Piezo-phototronics effect on nano/microwire solar cells. *Energ Environ Sci* **5**, 6850-6856, (2012).
- 64 Liu, Y., Yang, Q., Zhang, Y., Yang, Z. Y. & Wang, Z. L. Nanowire Piezo-phototronic Photodetector: Theory and Experimental Design. *Adv Mater* **24**, 1410-1417, (2012).
- 65 Pan, Z. W., Dai, Z. R. & Wang, Z. L. Nanobelts of semiconducting oxides. *Science* **291**, 1947-1949, (2001).
- 66 Wang, Z. L. Splendid One-Dimensional Nanostructures of Zinc Oxide: A New Nanomaterial Family for Nanotechnology. *Acs Nano* **2**, 1987-1992, (2008).
- 67 Huang, M. H. *et al.* Catalytic growth of zinc oxide nanowires by vapor transport. *Adv Mater* **13**, 113-116, (2001).
- 68 Kong, X. Y. & Wang, Z. L. Spontaneous polarization-induced nanohelices, nanosprings, and nanorings of piezoelectric nanobelts. *Nano Lett* **3**, 1625-1631, (2003).
- 69 Wan, Q. *et al.* Fabrication and ethanol sensing characteristics of ZnO nanowire gas sensors. *Appl Phys Lett* **84**, 3654-3656, (2004).
- 70 Kolmakov, A. & Moskovits, M. Chemical sensing and catalysis by one-dimensional metal-oxide nanostructures. *Annu Rev Mater Res* **34**, 151-180, (2004).
- 71 Djurisic, A. B., Ng, A. M. C. & Chen, X. Y. ZnO nanostructures for optoelectronics: Material properties and device applications. *Prog Quant Electron* **34**, 191-259, (2010).

- 72 Law, M., Greene, L. E., Johnson, J. C., Saykally, R. & Yang, P. D. Nanowire dye-sensitized solar cells. *Nat Mater* **4**, 455-459, (2005).
- 73 Kind, H., Yan, H. Q., Messer, B., Law, M. & Yang, P. D. Nanowire ultraviolet photodetectors and optical switches. *Adv Mater* **14**, 158-+, (2002).
- 74 Wang, Z. L. Zinc oxide nanostructures: growth, properties and applications. *J Phys-Condens Mat* **16**, R829-R858, (2004).
- 75 Fei, P. *et al.* Piezoelectric Potential Gated Field-Effect Transistor Based on a Free-Standing ZnO Wire. *Nano Lett* **9**, 3435-3439, (2009).
- 76 Wang, X. D., Summers, C. J. & Wang, Z. L. Large-scale hexagonal-patterned growth of aligned ZnO nanorods for nano-optoelectronics and nanosensor arrays. *Nano Lett* **4**, 423-426, (2004).
- 77 Fan, H. J. *et al.* Patterned growth of aligned ZnO nanowire arrays on sapphire and GaN layers. *Superlattice Microst* **36**, 95-105, (2004).
- 78 Park, W. I. & Yi, G. C. Electroluminescence in n-ZnO nanorod arrays vertically grown on p-GaN. *Adv Mater* **16**, 87-+, (2004).
- 79 Wang, X. D. *et al.* Density-controlled growth of aligned ZnO nanowires sharing a common contact: A simple, low-cost, and mask-free technique for large-scale applications. *J Phys Chem B* **110**, 7720-7724, (2006).
- 80 Lin, S. S. *et al.* Phosphorus Doped Zn_{1-x}Mg_xO Nanowire Arrays. *Nano Lett* **9**, 3877-3882, (2009).
- 81 Lin, S. S., Song, J. H., Lu, Y. F. & Wang, Z. L. Identifying individual n- and p-type ZnO nanowires by the output voltage sign of piezoelectric nanogenerator. *Nanotechnology* **20**, (2009).
- 82 Xu, S. *et al.* Ordered Nanowire Array Blue/Near-UV Light Emitting Diodes. *Adv Mater* **22**, 4749-+, (2010).

- 83 Xu, S., Wei, Y. G., Liu, J., Yang, R. & Wang, Z. L. Integrated Multilayer Nanogenerator Fabricated Using Paired Nanotip-to-Nanowire Brushes. *Nano Lett* **8**, 4027-4032, (2008).
- 84 Wang, Z. L. ZnO nanowire and nanobelt platform for nanotechnology. *Mat Sci Eng R* **64**, 33-71, (2009).
- 85 Wang, Z. L., Pan, Z. W. & Dai, Z. R. Structures of oxide nanobelts and nanowires. *Microsc Microanal* **8**, 467-474, (2002).
- 86 Peach, M. O. Mechanism of Growth of Whiskers on Cadmium. *J Appl Phys* **23**, 1401-1403, (1952).
- 87 Sears, G. W. A Growth Mechanism for Mercury Whiskers. *Acta Metall Mater* **3**, 361-366, (1955).
- 88 Blakely, J. M. & Jackson, K. A. Growth of Crystal Whiskers. *J Chem Phys* **37**, 428-&, (1962).
- 89 Morales, A. M. & Lieber, C. M. A laser ablation method for the synthesis of crystalline semiconductor nanowires. *Science* **279**, 208-211, (1998).
- 90 Dai, Z. R., Pan, Z. W. & Wang, Z. L. Novel nanostructures of functional oxides synthesized by thermal evaporation. *Adv Funct Mater* **13**, 9-24, (2003).
- 91 Yang, R. S., Qin, Y., Dai, L. M. & Wang, Z. L. Power generation with laterally packaged piezoelectric fine wires. *Nat Nanotechnol* **4**, 34-39, (2009).
- 92 Lao, C. S., Kuang, Q., Wang, Z. L., Park, M. C. & Deng, Y. L. Polymer functionalized piezoelectric-FET as humidity/chemical nanosensors. *Appl Phys Lett* **90**, (2007).
- 93 Zhou, J. *et al.* Gigantic enhancement in response and reset time of ZnO UV nanosensor by utilizing Schottky contact and surface functionalization. *Appl Phys Lett* **94**, (2009).
- 94 Fan, H. J. *et al.* Self-assembly of ZnO nanowires and the spatial resolved characterization of their luminescence. *Nanotechnology* **15**, 1401-1404, (2004).

- 95 Zhou, S. M., Feng, Y. S. & Zhang, L. D. A physical evaporation synthetic route to large-scale GaN nanowires and their dielectric properties. *Chem Phys Lett* **369**, 610-614, (2003).
- 96 Wagner, R. S. & Ellis, W. C. Vapor-Liquid-Solid Mechanism of Single Crystal Growth (New Method Growth Catalysis from Impurity Whisker Epitaxial + Large Crystals Si E). *Appl Phys Lett* **4**, 89-&, (1964).
- 97 Wagner, R. S. & Ellis, W. C. Vapor-Liquid-Solid Mechanism of Crystal Growth and Its Application to Silicon. *T Metall Soc Aime* **233**, 1053-&, (1965).
- 98 Duan, X. F. & Lieber, C. M. General synthesis of compound semiconductor nanowires. *Adv Mater* **12**, 298-302, (2000).
- 99 Givargizov, E. I. Fundamental Aspects of Vls Growth. *J Cryst Growth* **31**, 20-30, (1975).
- 100 Wu, Y. Y. & Yang, P. D. Germanium nanowire growth via simple vapor transport. *Chem Mater* **12**, 605-+, (2000).
- 101 Fu, J. J. *et al.* Growth of Well-Aligned ZnO Nanorod Arrays on Si Substrates by Thermal Evaporation of Cu-Zn Alloy Powders. *J Nanosci Nanotechno* **10**, 4786-4791, (2010).
- 102 Zeng, J. H., Yu, Y. L., Wang, Y. F. & Lou, T. J. High-density arrays of low-defect-concentration zinc oxide nanowire grown on transparent conducting oxide glass substrate by chemical vapor deposition. *Acta Mater* **57**, 1813-1820, (2009).
- 103 Cheng, C. *et al.* High-Quality ZnO Nanowire Arrays Directly Fabricated from Photoresists. *Acs Nano* **3**, 53-58, (2009).
- 104 Kirkham, M., Wang, X. D., Wang, Z. L. & Snyder, R. L. Solid Au nanoparticles as a catalyst for growing aligned ZnO nanowires: a new understanding of the vapour-liquid-solid process. *Nanotechnology* **18**, (2007).
- 105 Buffat, P. & Borel, J. P. Size Effect on Melting Temperature of Gold Particles. *Phys Rev A* **13**, 2287-2298, (1976).

- 106 Liu, H. S., Ishida, K., Jin, Z. P. & Du, Y. Thermodynamic assessment of the Au-Zn binary system. *Intermetallics* **11**, 987-994, (2003).
- 107 Wang, Y. W., Schmidt, V., Senz, S. & Gosele, U. Epitaxial growth of silicon nanowires using an aluminium catalyst. *Nat Nanotechnol* **1**, 186-189, (2006).
- 108 Dick, K. A. *et al.* Failure of the vapor-liquid-solid mechanism in Au-assisted MOVPE growth of InAs nanowires. *Nano Lett* **5**, 761-764, (2005).
- 109 Persson, A. I. *et al.* Solid-phase diffusion mechanism for GaAs nanowire growth. *Nat Mater* **3**, 677-681, (2004).
- 110 Xu, C., Wang, X. D. & Wang, Z. L. Nanowire Structured Hybrid Cell for Concurrently Scavenging Solar and Mechanical Energies. *J Am Chem Soc* **131**, 5866-5872, (2009).
- 111 Cui, Y., Lauhon, L. J., Gudiksen, M. S., Wang, J. F. & Lieber, C. M. Diameter-controlled synthesis of single-crystal silicon nanowires. *Appl Phys Lett* **78**, 2214-2216, (2001).
- 112 Xiang, B. *et al.* Rational synthesis of p-type zinc oxide nanowire arrays using simple chemical vapor deposition. *Nano Lett* **7**, 323-328, (2007).
- 113 Chu, S., Olmedo, M., Yang, Z., Kong, J. Y. & Liu, J. L. Electrically pumped ultraviolet ZnO diode lasers on Si. *Appl Phys Lett* **93**, (2008).
- 114 Tsukazaki, A. *et al.* Repeated temperature modulation epitaxy for p-type doping and light-emitting diode based on ZnO. *Nat Mater* **4**, 42-46, (2005).
- 115 Allenic, A. *et al.* Amphoteric phosphorus doping for stable p-type ZnO. *Adv Mater* **19**, 3333-+, (2007).
- 116 Ryu, Y. R. *et al.* Excitonic ultraviolet lasing in ZnO-based light emitting devices. *Appl Phys Lett* **90**, (2007).
- 117 Dijkkamp, D. *et al.* Preparation of Y-Ba-Cu Oxide Superconductor Thin-Films Using Pulsed Laser Evaporation from High-Tc Bulk Material. *Appl Phys Lett* **51**, 619-621, (1987).

- 118 Norton, D. P. *et al.* Epitaxial YBa₂Cu₃O₇ on biaxially textured nickel (001): An approach to superconducting tapes with high critical current density. *Science* **274**, 755-757, (1996).
- 119 Lorenz, M. *et al.* Mg_xZn_{1-x}O (0 ≤ x < 0.2) nanowire arrays on sapphire grown by high-pressure pulsed-laser deposition. *Appl Phys Lett* **86**, (2005).
- 120 Duan, X. F. & Lieber, C. M. Laser-assisted catalytic growth of single crystal GaN nanowires. *J Am Chem Soc* **122**, 188-189, (2000).
- 121 Sun, Y., Fuge, G. M. & Ashfold, M. N. R. Growth of aligned ZnO nanorod arrays by catalyst-free pulsed laser deposition methods. *Chem Phys Lett* **396**, 21-26, (2004).
- 122 Wang, Z. L. Piezotronic and Piezophototronic Effects. *J Phys Chem Lett* **1**, 1388-1393, (2010).
- 123 Vayssieres, L., Keis, K., Lindquist, S. E. & Hagfeldt, A. Purpose-built anisotropic metal oxide material: 3D highly oriented microrod array of ZnO. *J Phys Chem B* **105**, 3350-3352, (2001).
- 124 Greene, L. E. *et al.* Low-temperature wafer-scale production of ZnO nanowire arrays. *Angew Chem Int Edit* **42**, 3031-3034, (2003).
- 125 Xu, S. *et al.* Patterned Growth of Vertically Aligned ZnO Nanowire Arrays on Inorganic Substrates at Low Temperature without Catalyst. *J Am Chem Soc* **130**, 14958-+, (2008).
- 126 Yamabi, S. & Imai, H. Growth conditions for wurtzite zinc oxide films in aqueous solutions. *J Mater Chem* **12**, 3773-3778, (2002).
- 127 Xu, S. *Oxide Nanowire Arrays for Energy Sciences* PhD thesis, Georgia Institute of Technology, (2010).
- 128 Sugunan, A., Warad, H. C., Boman, M. & Dutta, J. Zinc oxide nanowires in chemical bath on seeded substrates: Role of hexamine. *J Sol-Gel Sci Techn* **39**, 49-56, (2006).

- 129 Henzie, J., Barton, J. E., Stender, C. L. & Odom, T. W. Large-area nanoscale patterning: Chemistry meets fabrication. *Accounts Chem Res* **39**, 249-257, (2006).
- 130 Lieber, C. M. & Wang, Z. L. Functional nanowires. *Mrs Bull* **32**, 99-108, (2007).
- 131 Kim, D. H. *et al.* Materials for multifunctional balloon catheters with capabilities in cardiac electrophysiological mapping and ablation therapy. *Nat Mater* **10**, 316-323, (2011).
- 132 Viventi, J. *et al.* Flexible, foldable, actively multiplexed, high-density electrode array for mapping brain activity in vivo. *Nat Neurosci* **14**, 1599-U1138, (2011).
- 133 Kim, D. H. *et al.* Epidermal Electronics. *Science* **333**, 838-843, (2011).
- 134 Lao, C. S. *et al.* ZnO nanobelt/nanowire Schottky diodes formed by dielectrophoresis alignment across Au electrodes. *Nano Lett* **6**, 263-266, (2006).
- 135 Lee, S. W., Jeong, M. C., Myoung, J. M., Chae, G. S. & Chung, I. J. Magnetic alignment of ZnO nanowires for optoelectronic device applications. *Appl Phys Lett* **90**, (2007).
- 136 Huang, Y., Duan, X. F., Wei, Q. Q. & Lieber, C. M. Directed assembly of one-dimensional nanostructures into functional networks. *Science* **291**, 630-633, (2001).
- 137 Heo, K. *et al.* Large-Scale Assembly of Silicon Nanowire Network-Based Devices Using Conventional Microfabrication Facilities. *Nano Lett* **8**, 4523-4527, (2008).
- 138 Chai, J. & Buriak, J. M. Using cylindrical domains of block copolymers to self-assemble and align metallic nanowires. *Acs Nano* **2**, 489-501, (2008).
- 139 Fan, Z. Y. *et al.* Wafer-scale assembly of highly ordered semiconductor nanowire arrays by contact printing. *Nano Lett* **8**, 20-25, (2008).
- 140 Yu, G. H., Cao, A. Y. & Lieber, C. M. Large-area blown bubble films of aligned nanowires and carbon nanotubes. *Nat Nanotechnol* **2**, 372-377, (2007).
- 141 Pevzner, A. *et al.* Knocking Down Highly-Ordered Large-Scale Nanowire Arrays. *Nano Lett* **10**, 1202-1208, (2010).

- 142 Martensson, T. *et al.* Nanowire arrays defined by nanoimprint lithography. *Nano Lett* **4**, 699-702, (2004).
- 143 Chong, T. C., Hong, M. H. & Shi, L. P. Laser precision engineering: from microfabrication to nanoprocessing. *Laser Photonics Rev* **4**, 123-143, (2010).
- 144 Coltrin, M. E. *et al.* Chemical kinetics and mass transport effects in solution-based selective-area growth of ZnO nanorods. *J Cryst Growth* **310**, 584-593, (2008).
- 145 Xu, S. *et al.* Patterned Growth of Horizontal ZnO Nanowire Arrays. *J Am Chem Soc* **131**, 6670-+, (2009).
- 146 Patolsky, F., Zheng, G. F. & Lieber, C. M. Fabrication of silicon nanowire devices for ultrasensitive, label-free, real-time detection of biological and chemical species. *Nat Protoc* **1**, 1711-1724, (2006).
- 147 Cui, Y., Wei, Q. Q., Park, H. K. & Lieber, C. M. Nanowire nanosensors for highly sensitive and selective detection of biological and chemical species. *Science* **293**, 1289-1292, (2001).
- 148 Stern, E. *et al.* Label-free immunodetection with CMOS-compatible semiconducting nanowires. *Nature* **445**, 519-522, (2007).
- 149 Masmanidis, S. C. *et al.* Multifunctional nanomechanical systems via tunably coupled piezoelectric actuation. *Science* **317**, 780-783, (2007).
- 150 Bachtold, A., Hadley, P., Nakanishi, T. & Dekker, C. Logic circuits with carbon nanotube transistors. *Science* **294**, 1317-1320, (2001).
- 151 Huang, Y. *et al.* Logic gates and computation from assembled nanowire building blocks. *Science* **294**, 1313-1317, (2001).
- 152 Thelander, C., Nilsson, H. A., Jensen, L. E. & Samuelson, L. Nanowire single-electron memory. *Nano Lett* **5**, 635-638, (2005).
- 153 Rueckes, T. *et al.* Carbon nanotube-based nonvolatile random access memory for molecular computing. *Science* **289**, 94-97, (2000).

- 154 Dresselhaus, M. S. *et al.* New directions for low-dimensional thermoelectric materials. *Adv Mater* **19**, 1043-1053, (2007).
- 155 Baxter, J. B. & Aydil, E. S. Nanowire-based dye-sensitized solar cells. *Appl Phys Lett* **86**, (2005).
- 156 Qin, Y., Wang, X. & Wang, Z. L. Microfibre-nanowire hybrid structure for energy scavenging (vol 451, pg 809, 2008). *Nature* **457**, 340-340, (2009).
- 157 Xiang, J. *et al.* Ge/Si nanowire heterostructures as high-performance field-effect transistors. *Nature* **441**, 489-493, (2006).
- 158 Zhang, Y., Liu, Y. & Wang, Z. L. Fundamental Theory of Piezotronics. *Adv Mater* **23**, 3004-3013, (2011).
- 159 Soutas-Little, R. W. *Elasticity*. (Dover Publications, 1999).
- 160 Landau, L. D. & Lifshitz, E. M. *Theory of elasticity*. (Addison-Wesley Pub. Co. , 1959).
- 161 Crowell, C. R. & Sze, S. M. Current Transport in Metal-Semiconductor Barriers. *Solid State Electron* **9**, 1035-&, (1966).
- 162 Waser, R. & Aono, M. Nanoionics-based resistive switching memories. *Nat Mater* **6**, 833-840, (2007).
- 163 Sawa, A. Resistive switching in transition metal oxides. *Mater Today* **11**, 28-36, (2008).
- 164 Strukov, D. B., Snider, G. S., Stewart, D. R. & Williams, R. S. The missing memristor found. *Nature* **453**, 80-83, (2008).
- 165 Yang, J. J. *et al.* Memristive switching mechanism for metal/oxide/metal nanodevices. *Nat Nanotechnol* **3**, 429-433, (2008).
- 166 Choi, B. J. *et al.* Resistive switching mechanism of TiO₂ thin films grown by atomic-layer deposition. *J Appl Phys* **98**, -, (2005).

- 167 Jo, S. H., Kim, K. H. & Lu, W. High-Density Crossbar Arrays Based on a Si Memristive System. *Nano Lett* **9**, 870-874, (2009).
- 168 Strukov, D. B. & Likharev, K. K. Prospects for terabit-scale nanoelectronic memories. *Nanotechnology* **16**, 137-148, (2005).
- 169 Xia, Q. F. *et al.* Memristor-CMOS Hybrid Integrated Circuits for Reconfigurable Logic. *Nano Lett* **9**, 3640-3645, (2009).
- 170 Borghetti, J. *et al.* 'Memristive' switches enable 'stateful' logic operations via material implication. *Nature* **464**, 873-876, (2010).
- 171 Waser, R., Dittmann, R., Staikov, G. & Szot, K. Redox-Based Resistive Switching Memories - Nanoionic Mechanisms, Prospects, and Challenges. *Adv Mater* **21**, 2632-+, (2009).
- 172 Kwon, D. H. *et al.* Atomic structure of conducting nanofilaments in TiO₂ resistive switching memory. *Nat Nanotechnol* **5**, 148-153, (2010).
- 173 Chen, J. *et al.* Room-temperature negative differential resistance in nanoscale molecular junctions. *Appl Phys Lett* **77**, 1224-1226, (2000).
- 174 Baikalov, A. *et al.* Field-driven hysteretic and reversible resistive switch at the Ag-Pr_{0.7}Ca_{0.3}MnO₃ interface. *Appl Phys Lett* **83**, 957-959, (2003).
- 175 Dong, Y. J., Yu, G. H., McAlpine, M. C., Lu, W. & Lieber, C. M. Si/a-Si core/shell nanowires as nonvolatile crossbar switches. *Nano Lett* **8**, 386-391, (2008).
- 176 Seo, S. *et al.* Reproducible resistance switching in polycrystalline NiO films. *Appl Phys Lett* **85**, 5655-5657, (2004).
- 177 Szot, K., Speier, W., Bihlmayer, G. & Waser, R. Switching the electrical resistance of individual dislocations in single-crystalline SrTiO₃. *Nat Mater* **5**, 312-320, (2006).
- 178 Sakamoto, T. *et al.* Nanometer-scale switches using copper sulfide. *Appl Phys Lett* **82**, 3032-3034, (2003).

- 179 Wang, Z. L. Piezopotential gated nanowire devices: Piezotronics and piezophotonics *Nano Today* **5**, 540-552, (2010).
- 180 Wang, Z. L. Toward self-powered sensor networks *Nano Today* **5**, 512-514, (2010).
- 181 Scott, J. C. Is there an immortal memory? *Science* **304**, 62-63, (2004).
- 182 Linn, E., Rosezin, R., Kugeler, C. & Waser, R. Complementary resistive switches for passive nanocrossbar memories. *Nat Mater* **9**, 403-406, (2010).
- 183 Allen, M. W. & Durbin, S. M. Influence of oxygen vacancies on Schottky contacts to ZnO *Appl. Phys. Lett.* **92**, 12210, (2008).
- 184 Rhoderick, E. H. & Williams, R. H. *Metal-Semiconductor Contacts*. (Clarendon, 1988).
- 185 Dong, Y. F. *et al.* Zn- and O-face polarity effects at ZnO surfaces and metal interfaces. *Appl Phys Lett* **93**, (2008).
- 186 Schmidt-Mende L & JL, M.-D. ZnO-nanostructures, defects, and devices. *Mater Today* **10**, 40-48, (2007).
- 187 Zhou, J. Piezoelectric-potential-controlled polarity-reversible schottky diodes and switches of ZnO wires. *Nano Lett* **8**, 3973-3977, (2008).
- 188 Zhang, Z. Y. *et al.* Quantitative analysis of current-voltage characteristics of semiconducting nanowires: Decoupling of contact effects. *Adv Funct Mater* **17**, 2478-2489, (2007).
- 189 Sze, S. M. *Physics of semiconductor devices*. (John Wiley & Sons, 1981).
- 190 Mott, N. F. & Gurney, R. W. *Electronic processes in ionic crystals*. 2nd edn, (Clarendon Press, 1948).
- 191 Chung, K. K. *e. a.* Barrier height change in GaAs schottky diodes induced by piezoelectric effect. *Appl. Phys. Lett.* **59**, 1191-1193, (1991).

- 192 Liu, W. H., Lee, M., Ding, L., Liu, J. & Wang, Z. L. Piezopotential Gated Nanowire-Nanotube Hybrid Field-Effect Transistor. *Nano Lett* **10**, 3084-3089, (2010).
- 193 Zhang, Y., Hu, Y. F., Xiang, S. & Wang, Z. L. Effects of piezopotential spatial distribution on local contact dictated transport property of ZnO micro/nanowires *Appl. Phys. Lett.* **97**, 033509, (2010).
- 194 Cao, L., Kim, T. S., Mantell, S. C. & Polla, D. L. Simulation and fabrication of piezoresistive membrane type MEMS strain sensors. *Sensor Actuat a-Phys* **80**, 273-279, (2000).
- 195 Mile, E. *et al.* Sensitive in Plane Motion Detection of NEMS Through Semiconducting (p plus) Piezoresistive Gauge Transducers. *2009 Ieee Sensors, Vols 1-3*, 1286-1289, (2009).
- 196 Boahen, K. Neuromorphic microchips. *Sci Am* **292**, 56-63, (2005).
- 197 Jo, S. H. *et al.* Nanoscale Memristor Device as Synapse in Neuromorphic Systems. *Nano Lett* **10**, 1297-1301, (2010).
- 198 Sekitani, T. *et al.* Organic Nonvolatile Memory Transistors for Flexible Sensor Arrays. *Science* **326**, 1516-1519, (2009).
- 199 Qing, Q. *et al.* Nanowire transistor arrays for mapping neural circuits in acute brain slices. *P Natl Acad Sci USA* **107**, 1882-1887, (2010).
- 200 Yoon, J. *et al.* Ultrathin silicon solar microcells for semitransparent, mechanically flexible and microconcentrator module designs. *Nat Mater* **7**, 907-915, (2008).
- 201 Fan, Z. Y. *et al.* Three-dimensional nanopillar-array photovoltaics on low-cost and flexible substrates. *Nat Mater* **8**, 648-653, (2009).
- 202 Takei, K. *et al.* Nanowire active-matrix circuitry for low-voltage macroscale artificial skin. *Nat Mater* **9**, 821-826, (2010).
- 203 Mannsfeld, S. C. B. *et al.* Highly sensitive flexible pressure sensors with microstructured rubber dielectric layers. *Nat Mater* **9**, 859-864, (2010).

- 204 Someya, T. *et al.* A large-area, flexible pressure sensor matrix with organic field-effect transistors for artificial skin applications. *P Natl Acad Sci USA* **101**, 9966-9970, (2004).
- 205 Lipomi, D. J. *et al.* Skin-like pressure and strain sensors based on transparent elastic films of carbon nanotubes. *Nat Nanotechnol* **6**, 788-792, (2011).
- 206 Kim, D. H. *et al.* Stretchable and foldable silicon integrated circuits. *Science* **320**, 507-511, (2008).
- 207 Wu, W. Z., Wen, X. N. & Wang, Z. L. Pixel-addressable transparent-and-flexible matrix of vertical-nanowire piezotronic transistors for active/adaptive tactile imaging. *Submitted*, (2012).
- 208 The International Technology Roadmap for Semiconductors (ITRS), More than Moore White Paper. (2010).
- 209 Acharya, S., Panda, A. B., Belman, N., Efrima, S. & Golan, Y. A semiconductor-nanowire assembly of ultrahigh junction density by the Langmuir-Blodgett technique. *Adv Mater* **18**, 210-+, (2006).
- 210 Topol, A. W. *et al.* Three-dimensional integrated circuits. *Ibm J Res Dev* **50**, 491-506, (2006).
- 211 Javey, A., Nam, S., Friedman, R. S., Yan, H. & Lieber, C. M. Layer-by-layer assembly of nanowires for three-dimensional, multifunctional electronics. *Nano Lett* **7**, 773-777, (2007).
- 212 Ahn, J. H. *et al.* Heterogeneous three-dimensional electronics by use of printed semiconductor nanomaterials. *Science* **314**, 1754-1757, (2006).
- 213 Nam, S., Jiang, X. C., Xiong, Q. H., Ham, D. & Lieber, C. M. Vertically integrated, three-dimensional nanowire complementary metal-oxide-semiconductor circuits. *P Natl Acad Sci USA* **106**, 21035-21038, (2009).
- 214 Bryllert, T., Wernersson, L. E., Froberg, L. E. & Samuelson, L. Vertical high-mobility wrap-gated InAs nanowire transistor. *Ieee Electr Device L* **27**, 323-325, (2006).

- 215 Shi, J., Starr, M. B. & Wang, X. D. Band Structure Engineering at Heterojunction Interfaces via the Piezotronic Effect. *Adv Mater* **24**, 4683-4691, (2012).
- 216 Yang, Y. *et al.* Piezotronic Effect on the Output Voltage of P3HT/ZnO Micro/Nanowire Heterojunction Solar Cells. *Nano Lett* **11**, 4812-4817, (2011).
- 217 Kung, C. A possible unifying principle for mechanosensation. *Nature* **436**, 647-654, (2005).

VITA

WENZHUO WU

Wenzhuo Wu was born in Jixi, Anhui, P.R. China. He attended the University of Science and Technology of China (USTC), Hefei, P.R. China, where he received a B.S. in Electronic Information Science and Technology in 2005. He then went to continue his graduate study in Department of Electrical and Computer Engineering at National University of Singapore (NUS), Singapore, earning a M. Eng. in Electrical and Computer Engineering in 2008. He was working during 2007 and 2008 as the failure analysis engineer at Chartered Semiconductor Manufacturing (now the GlobalFoundries Inc.), Singapore, before moving to Georgia Institute of Technology to begin his doctoral study and research under the supervision of Prof. Zhong Lin Wang in 2008. Wenzhuo Wu's research interests include novel piezotronic devices, large-scale array integration of piezotronic for sensing, bio-interfacing and controlling, nanomaterials-based energy harvesting and self-powered micro/nano-systems. When he is not working on his research, Wenzhuo enjoys sports, music and traveling.