# Ultrafast Switching Superjunction MOSFETs for Single Phase PFC Applications 

Hernandez Botella, Juan Carlos; Petersen, Lars Press; Andersen, Michael A. E.; Petersen, Niels H.<br>Published in:<br>Proceedings of Twenty-Ninth Annual IEEE Applied Power Electronics Conference and Exposition<br>Link to article, DOI:<br>10.1109/APEC.2014.6803301<br>Publication date:<br>2014

Document Version
Peer reviewed version

Link back to DTU Orbit

Citation (APA):
Hernandez Botella, J. C., Petersen, L. P., Andersen, M. A. E., \& Petersen, N. H. (2014). Ultrafast Switching
Superjunction MOSFETs for Single Phase PFC Applications. In Proceedings of Twenty-Ninth Annual IEEE
Applied Power Electronics Conference and Exposition (pp. 143-149). IEEE. DOI: 10.1109/APEC.2014.6803301

## DTU Library

Technical Information Center of Denmark

## General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal


# Ultrafast Switching Superjunction MOSFETs for Single Phase PFC Applications 

Juan C. Hernandez<br>Tech. University of Denmark<br>Dept. Electrical. Engineering<br>Kgs. Lyngby,2800, Denmark<br>jchbo@elektro.dtu.dk

Lars Press Petersen<br>Tech. University of Denmark<br>Dept. Electrical. Engineering<br>Kgs. Lyngby, 2800, Denmark<br>lp@elektro.dtu.dk

Michael A.E.Andersen<br>Tech. University of Denmark<br>Dept. Electrical. Engineering<br>Kgs. Lyngby,2800, Denmark<br>ma@elektro.dtu.dk

Niels H. Petersen<br>Grundfos Holding A/S<br>Bjerringbro, 8850<br>Denmark<br>nhpetersen@grundfos.com


#### Abstract

This paper presents a guide on characterizing state-of-the-art silicon superjunction (SJ) devices in the 600 V range for single phase power factor correction (PFC) applications. The characterization procedure is based on a minimally inductive double pulse tester (DPT) with a very low intrusive current measurement method, which enables reaching the switching speed limits of these devices. Due to the intrinsic low and nonlinear capacitances in vertical SJ MOSFETs, special attention needs to be paid to the gate drive design to minimize oscillations linear capacitances in vertical SJ MOSFETs, special attention needs to be paid to the gate drive design to minimize oscillations and limit the maximum $d v / d t$ at turn off. This paper investigates the latest $\mathbf{S J}$ devices in order to set a reference for future research on improvement over silicon ( Si ) attained with investigates the latest SJ devices in order to set a reference for future research on improvement over silicon $(\mathrm{Si})$ attained with the introduction of wide bandgap devices in single phase PFC applications. The obtained results show that the latest the introduction of wide bandgap devices in single phase PFC applications. The obtained results show that the latest generation of SJ devices set a new benchmark for its wide bandgap competitors. characterization procedure is based on a minmally inductive


## I. Introduction

Power semiconductor devices in the 600 V range are about to be replaced with new devices based on wide bandgap materials. As shown in Table I, Gallium Nitride (GaN) and Silicon Carbide ( SiC ) materials present higher electrical field strength and higher electron mobility compared to Silicon (Si). This allows for a reduction in the die size [1]. Moreover, these
materials present a lower dielectric constant. This, coupled This allows for a reduction in the die size [1]. Moreover, these
materials present a lower dielectric constant. This, coupled with the die size reduction, makes it possible to decrease the parasitic capacitances, directly enhancing the device switching performance.

Bulk GaN is an expensive material $\left(100 € / \mathrm{cm}^{2}\right)$ compared to $\operatorname{SiC}\left(10 € / \mathrm{cm}^{2}\right)$ and $\mathrm{Si}\left(0.1 € / \mathrm{cm}^{2}\right)$ [2]. However, epitaxial growth of GaN on Si substrate, together with higher electron mobility and electrical field strength compared to SiC , has made GaN devices to be an attractive solution in the 600 V range.

On the other hand, Si based devices represent a very mature technology. This often overcomes the material disadvantages compared to wide bandgap devices, whose manufacturing processes are still far from reaching the theoretical material limits [3]. This paper investigates the dynamic performance of state-of-the-art Si devices in the 600 V range for single phase PFC applications. 600V range for single phase PFC applications.

Table I
Wide Bandgap vs. Silicon Properties

| Properties | $\mathbf{S i}$ | $\mathbf{4 H - S i C}$ | $\mathbf{G a N}$ |
| :---: | :---: | :---: | :---: |
| Bandgap $\mathbf{E}_{\mathbf{G}}[\mathbf{e V}]$ | 1.12 | 3.26 | 3.39 |
| Critical field $\mathbf{E}_{\text {crit }}[\mathbf{M V} / \mathbf{c m}]$ | 0.23 | 2.2 | 3.3 |
| Thermal conductivity $\boldsymbol{\lambda}[\mathrm{W} / \mathbf{c m} \cdot \mathbf{K}]$ | 1.5 | 3.8 | 1.3 |
| Electron mobility $\boldsymbol{\mu}\left[\mathrm{cm}^{2} / \mathbf{V} \cdot \mathbf{s}\right]$ | 1500 | 650 | 2000 |

## II. Superjunction Si MOSFETs

Vertical SJ MOSFETs based on charge balance have set a new benchmark for high voltage Si devices, enabling a reduction of the on resistance and parasitic capacitances [4]. These switches are characterized by very low and highly nonlinear drain to source and drain to gate capacitances. These characteristics will produce extremely fast $d i / d t$ and $d v / d t$ at turn off, with close to zero voltage switching (ZVS) operation when a low resistive/inductive gate drive circuit is employed [5], [6]. Under this condition the $d v / d t$ will be determined by the current level, the circuit parasitic inductance and the charge of the MOSFET output capacitance. Exceeding the $d v / d t$ can cause self-destruction due to the activation and thermal runaway of the parasitic bipolar junction transistor (BJT) [7]. This behavior is potentially dangerous in PFC circuits with average input current control, where a grid voltage transient can result in an abnormal inductor current level. The aforementioned issues are taken into account in the switching loss characterization to ensure that the maximum $d v / d t$ ratings of the devices are not exceeded.

## III. Double Pulse Tester Design

Printed circuit board (PCB) layout, package selection and other circuit parasitics are critical in modern power electronics [8]. Increasing the switching frequency to enable higher power densities is only possible under careful design of the PCB layout. A four layer PCB is used to reduce the area of the critical ac current loops. Special care has been taken to minimize parasitic inductances in the MOSFET and diode current paths as well as in the driving circuitry. Moreover, as proposed in [6], the capacitive coupling between drain and gate has been minimized to reduce gate oscillations.


Figure 1. Double pulse tester schematic with components' parasitic capacitances

Fig. 1 shows the DPT schematic with the parasitic components. The PCB is designed to accommodate DPAK (TO-252) and leadless $8 x 8 \mathrm{~mm}$ packages for the power MOSFET. DPAK and D²PAK (TO-263) can be accommodated for the freewheeling diode. Flat mounted packages allow cancelling or reducing some of the package parasitic inductances and are preferred in this work.

In order to extract the switching energy, both voltage across and current through the device need to be measured. An overview of different current sensing solutions for integration in PCB or power modules is presented in [9]. One of the most adopted solutions is based on coaxial resistors [10]. State-of-the-art current measurement in high switching speed applications is based on the SDN coaxial current shunt series from T\&M Research Products, claiming bandwidths up to 2 GHz . This solution has been previously adopted for SiC and GaN characterization, as presented in [11] and [12]. However, due to the large parasitic inductance inserted in the loop by this device ( 2.2 nH [11]), the flat distributed shunt approach presented in [13] and [14] is used instead. This current shunt consists of an array of paralleled surface mount resistors (SMD). A pick-up wire placed as shown in Fig. 2, reduces the inductive coupling and increases the bandwidth of the measurement. However, as presented in [14], this shunt structure can present current distribution problems, limiting the accuracy and bandwidth of the current measurement. In order to overcome this problem, a high shunt resistance value is selected, which also reduces the inductive effect in the current measurement. The designed shunt structure is composed by $10 \times 10 \Omega$ thin film resistors (0603 package) mounted in parallel. Since the resistive element in the resistor package is placed on top, these components are mounted upside down to reduce the distance from the resistive element to the PCB current return path. Fig. 3 shows a Finite Element Analysis (FEA) of the current measurement structure to evaluate its bandwidth. The analysis shows that the bandwidth of the current measurement is well above $B_{\omega}=500 \mathrm{MHz}$. As presented in [15] and shown in Eq. (1), the obtained bandwidth makes it possible to measure signals with a rise time down to $t_{r}=0.7 \mathrm{~ns}$.

$$
\begin{equation*}
t_{r}=\frac{0.35}{B_{\omega}} \tag{1}
\end{equation*}
$$

Fig. 4 shows the implemented DPT prototype with the integrated current shunt. The MOSFET driver used in this prototype is a 9A FAN3122 from Fairchild Semiconductor. Fig. 5 shows the designed low capacitive inductor. This component is implemented using two K6527E040 cores from Magnetics in a single layer configuration with a total magnetizing inductance of $213 \mu \mathrm{H}$ and a parasitic capacitance of 2.9 pF .


Figure 2. Integrated flat shunt 3D model used for FEA simulation


Figure 3. FEA current measurement transfer function


Figure 4. Double pulse tester prototype with integrated current shunt


Figure 5. Low capacitance inductor prototype

## IV. Characterization Results

In this work, five SJ devices and six SiC diodes with different die sizes in the 600 V range have been selected. The MOSFETs have been chosen based on their input gate charge and on resistance. Three of the devices (Fairchild and STMicroelectronics) are mounted in DPAK and the other two (Infineon C7) in a flat $8 \times 8 \mathrm{~mm}$ package with kelvin connection for the gate drive source. Table II shows the manufacturer specified gate charges and internal gate resistances together with the measured on resistance at $25^{\circ} \mathrm{C}$. The SiC diodes are selected from two different manufacturers. The smaller die sizes are CREE C3D0X060E in 2, 3 and 4A versions, while the larger die sizes are Infineon IDDXXSG60C in 6, 8 and 10A versions. Fig. 6 presents the measured diodes' I-V curves at $25^{\circ} \mathrm{C}$.

The two smaller SJ devices (FCD9N60NTM and STD13NM60N) are characterized with the small CREE SiC diodes and the large die sizes with the Infineon SiC diodes.

The DPT prototype is based on the digital signal processor (DSP) evaluation platform C2000 ${ }^{\text {TM }}$ Piccolo Launchpad. An automatic characterization procedure has been developed. The switching waveforms are automatically saved on each trigger event and post processed using MATLAB. Switching energy, voltage and current derivatives for different inductor current levels are extracted. Fig. 7 and Fig. 8 show the DPT turn on and turn off waveforms with a 5 ns time scale. Fig. 9 and Fig. 10 show the post processed voltage and current waveforms for different inductor current levels.

Table II
Characterized Superiunction Devices

| Device | $V_{\text {DSS }}[\mathbf{V}]$ | $\begin{gathered} \hline \hline R_{D S} @ 25^{\circ} C \\ {[\mathrm{~m} \Omega]} \end{gathered}$ | $\boldsymbol{Q}_{G}[\mathrm{nC}]$ | $\boldsymbol{R}_{\boldsymbol{g}}[\Omega]$ |
| :---: | :---: | :---: | :---: | :---: |
| FCD9N60NTM | 600 | 391 | $\begin{gathered} 18 @ V_{G S}=10 \mathrm{~V} \\ \& V_{D S}=380 \mathrm{~V} \end{gathered}$ | - |
| STD13NM60N | 600 | 348 | $\begin{gathered} 27 @ V_{G S}=10 \mathrm{~V} \\ \& V_{D S}=480 \mathrm{~V} \end{gathered}$ | 4.7 |
| STD18N65M5 | 650 | 182 | $\begin{gathered} 31 @ V_{G S}=10 \mathrm{~V} \\ \& V_{D S}=520 \mathrm{~V} \end{gathered}$ | 3 |
| 65R230C7 | 650 | 231 | $\begin{gathered} 20 @ V_{G S}=10 \mathrm{~V} \\ \& V_{D S}=400 \mathrm{~V} \end{gathered}$ | 1 |
| 65R130C7 | 650 | 118 | $\begin{gathered} 35 @ V_{G S}=10 \mathrm{~V} \\ \& V_{D S}=400 \mathrm{~V} \\ \hline \end{gathered}$ | 1 |



Figure 6. Diode $\mathrm{V}_{\mathrm{F}}-\mathrm{I}_{\mathrm{F}}$ curves @ $25^{\circ} \mathrm{C}$


Figure 7. FCD9N60NTM and IDD10SG60C turn on waveforms. Light brown $V_{G S}(5 \mathrm{~V} /$ div $)$, red $I_{D}(5 \mathrm{~A} /$ div $)$, blue $V_{D S}(100 \mathrm{~V} /$ div $)$. Time scale (5ns/div)



Figure 8. FCD9N60NTM and IDD10SG60C turn off waveforms. Light brown $V_{G S}(5 \mathrm{~V} / \mathrm{div})$, red $I_{D}(5 \mathrm{~A} / \mathrm{div})$, blue $V_{D S}(100 \mathrm{~V} / \mathrm{div})$. Time scale (5ns/div)


Figure 9. MOSFET drain to source voltage waveform during turn on for different inductor current levels


Figure 10. MOSFET current waveform during turn on for different inductor current levels

The switching waveforms are measured for different current levels, gate resistances and devices' junction temperatures. The junction temperature is controlled by a hot plate with temperature control based on thermocouple feedback. In this way it is possible to create a 4 D space
solution for the devices' turn on and turn off energy loss and $\mathrm{V}_{\mathrm{DS}}$ voltage derivatives. In this research, the effect of the gate resistance on the maximum $d v / d t$ at the turn off of the MOSFET is considered. As presented in [6], due to the large MOSFET output capacitance at low voltage levels, SJ devices will exhibit a quasi ZVS (QZVS) behavior when very low gate resistance is used in the drive circuitry. Under these conditions, the current will be removed from the MOSFET channel under almost zero voltage conditions and the gate drive will not be in control of the device's $d v / d t$ (now limited by the inductor current level and the device output capacitance value).

SJ manufacturers often specify the MOSFET $d v / d t$ ruggedness rating related to BJT parasitic activation and gate activation by the $C_{G D}$ charge at the MOSFET turn off. Moreover, as shown in [16], degraded blocking voltage capabilities were observed in the first generations of SiC diodes. However, as presented in [17], [18] and [19], these issues have been solved and reliability reports show safe operation over $100 \mathrm{~V} / \mathrm{ns}$. Therefore, in this characterization the gate resistance at turn off will be adjusted to limit the maximum $d v / d t$ to $100 \mathrm{~V} / \mathrm{ns}$, regardless of the inductor current level. As shown in Fig. 11, a QZVS behavior is observed for $0 \Omega$ gate resistance with a switching energy loss corresponding to the MOSFET's output capacitance charge.

Fig. 12 and Fig. 13 show the instantaneous $d i / d t$ and $d v / d t$ slope at turn off. When the gate resistance is equal to zero, it can be seen that the $d v / d t$ only depends on the inductor current level. However, when the gate resistance is increased, the $d v / d t$ is limited by the gate turn off speed. Fig. 14 shows the negative $d v / d t$ slope dependence with the


Figure 11. FCD9N60NTM and C3D02060E turn off energy loss vs. inductor current level for different gate resistances


Figure 12. FCD9N60NTM and C3D02060E maximum instantaneous $d i / d t$ at turn off vs. inductor current level for different gate resistances
junction temperature. Fig. 15 shows a contour plot of the $d v / d t$ slope vs. inductor current and gate resistance. Thus, the minimum gate resistance that limits the $d v / d t$ can be obtained. Afterwards, the switching energy loss at turn off can be calculated by performing a 2 D interpolation of the switching energy surface as a function of the gate resistance and inductor current level as shown in Fig. 16.


Figure 13. FCD9N60NTM and C3D02060E $d v / d t$ slope at turn off vs. inductor current level for different gate resistances


Figure 14. FCD9N60NTM and C3D02060E $d v / d t$ slope at turn off vs. inductor current level for different junction temperatures


Figure 15. FCD9N60NTM and C3D02060E $d v / d t$ at turn off vs. inductor current level as a function of the gate resistance


Figure 16. FCD9N60NTM and C3D02060E turn off energy loss vs. inductor current level as a function of the gate resistance


Figure 17. FCD9N60NTM turn on energy loss vs. inductor current level


Figure 19. STD13NM60N turn on energy loss vs. inductor current level


Figure 21. STD18N65M5 turn on energy loss vs. inductor current level


Figure 23. 65R230C7 turn on energy loss vs. inductor current level


Figure 18. FCD9N60NTM turn off energy loss vs. inductor current level


Figure 20. STD13NM60N turn off energy loss vs. inductor current level


Figure 22. STD18N65M5 turn off energy loss vs. inductor current level


Figure 24. 65R230C7 turn off energy loss vs. inductor current level


Figure 25. 65R130C7 turn on energy loss vs. inductor current level
Fig. 17 to Fig. 26 show the characterization results for the different analyzed SJ and SiC devices at a junction temperature of $25^{\circ} \mathrm{C}$. The turn on loss energy curves are obtained at $0 \Omega$ gate resistance. The turn off loss corresponds to the calculated-interpolated gate resistance values in order not to exceed $100 \mathrm{~V} / \mathrm{ns}$ at turn off.

The difference in the diode junction capacitance charge can be observed in the turn on energy loss of the different MOSFETs, where the energy difference between the different diodes measurements is constant and independent of the current level.

From Fig. 20 it can be observed that MOSFET STD13NM60N is turned off with $0 \Omega$ gate resistance. This is due to the large internal gate resistance of the device (4.7 $\Omega$ ), which limits the maximum $d v / d t$ to $35 \mathrm{~V} / \mathrm{ns}$ and has a negative effect on the switching loss.

The results obtained for the smallest device (FCD9N60NTM) show very low energy loss at both turn on and turn off. More remarkable are the results from the C 7 devices from Infineon. It can be observed that the 65R130C7 presents lower turn on losses compared to the smaller 65230 C 7 device. In fact, attending to the results from the device 65R130C7, the obtained turn on losses for a $130 \mathrm{~m} \Omega$ are quite remarkable. This device in combination with the 6A diode from Infineon (IDD06SG60C $Q_{C}=8 \mathrm{nC}$ at 400 V ) presents a lower turn on loss than the Fairchild device with the 4 A diode from Cree $\left(\mathrm{C} 3 \mathrm{D} 04060 \mathrm{E} Q_{C}=8.5 \mathrm{nC}\right.$ at 600 V$)$. This result can be compared with the results obtained in [20] corresponding to a 600 V GaN High-Electron-MobilityTransistor (HEMT) in cascode configuration with $150 \mathrm{~m} \Omega$ on resistance. In [20] the device switching energy is measured at dc voltage of 240 V and a current range from 0 to 10 A . The device measured in this work, 65R130C7 presents similar on resistance than the GaN device, but much smaller switching energy losses.

## V. DISCUSSION

The QZVS turn off capabilities of SJ devices need to be investigated as a very interesting feature for high frequency boundary conduction mode (BCM) operation in PFC applications. BCM makes possible to operate the switch under zero current switching (ZCS) conditions at turn on. If this operation is combined with a SJ device with $0 \Omega$ gate resistance and operated under QZVS conditions, the turn off energy loss will be independent of the current level.


Figure 26. 65R130C7 turn off energy loss vs. inductor current level


Figure 27. Turn off event FCD9N60NTM and C3D032060E. Light brown $V_{G S}(5 \mathrm{~V} /$ div $)$, red $I_{D}(5 \mathrm{~A} /$ div $)$, blue $V_{D S}(100 \mathrm{~V} /$ div $)$. Time scale (2ns/div)

Is the author's experience that is possible to exceed the $d v / d t$ manufacturer specified limits if a very low impedance gate drive is implemented to avoid gate activation due to the charge of the parasitic $C_{G D}$ capacitance.

Fig. 27 shows a turn off event measured for FCD9N60NTM with CD032060E. In this experiment a 9A Zetex 3002 totem pole 9A driver was located in close proximity to the gate and source terminals to reduce the gate drive impedance. The inductor current level was increased until an absolute maximum $d v / d t$ was found. The figure shows a drain to source voltage with a slope of more than $250 \mathrm{~V} / \mathrm{ns}$ on a $100 \mathrm{~V} / \mathrm{ns}$ rated device. (It is important to notice that this measurement may not represent the real waveforms due to the 500 MHz bandwidth limitation of the oscilloscope voltage probes).

A last test was performed on FCD9N60NTM and CD032060E with a controlled junction temperature of $100^{\circ} \mathrm{C}$. More than 10000 switch off events at $200 \mathrm{~V} / \mathrm{ns} d v / d t$ were measured without failure of the devices. These results are not concluding and more experiments need to be performed to clarify the device reliability when the maximum $d v / d t$ is exceeded.

## VI. Conclusion

This work evaluates state-of-the-art Si switches in the 600 V range for single phase PFC applications setting a performance reference for the new wide bandgap materials. Several issues have to be addressed to ensure optimal switching performance. The DPT parasitic inductances and some of the packages' inductances are minimized by using a four layer

PCB design to minimize the ac current loops. Moreover a low intrusive current measurement method is used to minimize the insertion of parasitic inductances that would degrade the switching performance of the characterized devices.

The devices switching waveforms are saved and post processed in MATLAB to create a 4D map that can be used to calculate the switching energy and voltage derivatives by performing a curve fitting or a linear interpolation of the 4D space solution.

This work shows the obtained results for five SJ devices in combination with six different SiC diodes where $d v / d t$ limitation at turn off has been taken into account to avoid parasitic BJT activation at turn off. The obtained results show that the latest SJ devices present very low switching energy loss together with a very low on resistance that makes these devices compete with some of the latest 600 V GaN HEMT transistors.

## REFERENCES

[1] N. Kaminski, "State of the Art and the Future of Wide Band-Gap Devices," in European Power Electronics (EPE), Barcelona, 2009.
[2] N. Kaminski and O. Hilt, "SiC and Gan Devices-Competition or Coexistence?," in International Conference on Integrated Power Electronics Systems (CIPS), Nuremberg, 2012.
[3] R. J. Kaplar, M. J. Marinella, S. DasGupta, M. A. Smith, S. Atcitty, M. Sun and T. Palacios, "Characterization and reliability of SiC and GaN based power transsitors for renewable energy applications," in Energytech, Cleveland, 2012.
[4] W.-s. Choi and S.-m. Young, "Effectiveness of a SiC Schottky Diode for Super-Junction MOSFETs on Continuous Conduction Mode PFC," in International Symposium on Power Electronics, Electrical Drives and Motion (SPEEDAM), 2010.
[5] F. Bjoerk, J. Hancock og G. Deboy, »How to make most beneficial use of the latest generation of super junction technology devices-AN-CoolMOS-CP- 01,« February 2007. [Online]. Available: http://www.infineon.com/CoolMOS.
[6] J. Hancok, F. Stuecler and E. Vecino, "CoolMOS C7: Mastering the Art of Quickness," April 2013. [Online]. Available: www.infineon.com.
[7] A. Catellazzi, Y. C. Gerstenmaier, R. Kraus and G. K. Wachutka, "Reliability Analysis and Modeling of Power MOSFETs in the 42-VPowerNet," IEEE Transactions on Power Electronics, vol. 21, no. 3, pp. 603-612, 2006.
[8] Z. Chen, D. Boroyevich og R. Burgos, »Experimental parametric study of the parasitic inductance influence on MOSFET switching characteristics," i Internationa Power Electronics Conference (IPEC), Singapore, 2010.
[9] C. Xiao, L. Zhao, T. Asada, W. Odendaal og J. van Wyk, »An overview of integratable current sensor technologies,« i Industry Applications Conference. 38 th IAS Anual Meeting, Salt Lake City, USA, 2003.
[10] S. Okamura og T. Okabe, »A New Device for Measurements of Pulses or High-Frequency Currents," IEEE Transactions on Instrumentation and Measurements, årg. 23, nr. 1, pp. 52-55, 1974.
[11] Z. Chen and D. Boroyevich, "Modeling and simulation of SiC MOSFET fast switching behavior under circuit parasitics," in Conference on Grand Challenges in Modelling and Simulation (GCMS), 2010.
[12] X. Huang, Q. Li, Z. Liu and F. C. Lee, "Analytical Loss Model of High Voltage GaN HEMT in Cascode Configuration," IEEE Transactions on Power Electronics, vol. PP, no. 99, 2013.
[13] J. A. Ferreira, W. A. Cronje and W. A. Relihan, "Integration of High Frequency Current Shunts in Power Electronic Circuits," IEEE

Transactions on Power Electronics, vol. 10, no. 1, pp. 32-37, 1995.
[14] M. Danilovic, Z. Chen, R. Wang, F. Luo, D. Boroyevich og P. Mattavelli, »Evaluation of the switching characteristics of a galliumnitride transistor,« i Energy Conversion Congress and Exposition (ECCE), Phoenix, AZ, 2011.
[15] Tektronix, ABCs of Probes Primer, 2004.
[16] P. Losee, L. Zhu, T. Chow, I. Bhat og R. Gutmann, »Degraded blocking performance of $4 \mathrm{H}-\mathrm{SiC}$ rectifiers under high dV/dt conditions, «i Power Semiconductor Devices and ICs (ISPSD), Santa Barbara,CA, 2005.
[17] M. Holz, G. Hultsch og R. Rupp, »Reliability considerations for recent Infineon SiC diode releases, «Elsevier, 2007.
[18] R. Rupp, M. Treu, S. Voss, F. Bjork og T. Reimann, »"2nd Generation" SiC Schottky diodes: A new benchmark in SiC device ruggedness, « i Power Semiconductor Devices and IC's (ISPDS), Naples, 2006.
[19] »SiC ZERO RECOVERY Schottky Diode Reliability at Extremly High Voltages Slew Rates. Reliability report.," [Online]. Available: www.cree.com.
[20] R. Mitova, R. Ghosh, U. Mhaskar, D. Klikic, M.-X. Wang og A. Dentella, »Investigations of 600 V GaN HEMT \& GaN diode for the power converter applications," IEEE Transactions on Power Electronics, årg. PP, nr. 99, p. 1, 2013.

