

SPECULATIVE MULTITHREADED PROCESSORS

Pedro Marcuello

**DEPT. OF COMPUTER ARCHITECTURE
UNIVERSITAT POLITÈCNICA DE CATALUNYA
Barcelona (SPAIN)**

**A THESIS SUBMITTED IN FULFILLMENT
OF THE REQUIREMENTS FOR THE DEGREE OF
Doctor en Informática**

July, 2003

SPECULATIVE MULTITHREADED PROCESSORS

Pedro Marcuello

**DEPT. OF COMPUTER ARCHITECTURE
UNIVERSITAT POLITÈCNICA DE CATALUNYA
Barcelona (SPAIN)**

Advisor: Antonio González

**A THESIS SUBMITTED IN FULFILLMENT
OF THE REQUIREMENTS FOR THE DEGREE OF
Doctor en Informática**

July, 2003

ABSTRACT

Several studies on the limits of the instruction-level parallelism have shown that current superscalar organizations are approaching to diminishing return points. Such studies have shown that just taking benefit of the ever increasing number of transistors to simply scale up such architecture hardly provides any improvement. These limits in instruction-level parallelism have motivated the research on alternative techniques to increase the performance of the processors. An approach that is being considered by several vendors is exploiting coarse-grain parallelism in addition to the conventional instruction-level parallelism so that future processor generations provide capabilities to exploit both types of parallelism. These processors are known as Multithreaded Processors

The way thread-level parallelism is being exploited in multithreaded processors is usually in a non-speculative manner. The hardware support for maintaining different contexts simultaneously are used to execute different applications in each of these contexts or to execute threads corresponding to parallelizable applications. In the former case, threads are independent among them and the processor obtains a better throughput due to the better usage of the resources of the processor even though the individual execution time of applications is increased by the fact that resources are now shared among different processes. In the latter case, applications executed in different threads reduce their execution time but the partitioning process may be a difficult task for irregular or non-numerical applications. This kind of applications hardly benefit of this type of thread-level parallelism since traditional parallel compilers usually fail to find parallel threads.

Instruction-level parallelism has traditionally used speculation techniques to increase its performance. In this thesis we propose to exploit thread-level parallelism speculatively. Thus, those applications the compiler is unable to find non-speculative threads can be partitioned into speculative threads to reduce their execution time. Threads are speculative since they are data and control dependent on previous threads. Then, in the case speculation is correctly performed, applications drastically reduce their execution time due to the additional exploitation of speculative thread-level parallelism. However, if a misspeculation occurs, roll-back mechanisms are necessary to return the processor to a correct state. Processors that are able to execute speculative threads are referred to as Speculative Multithreaded Processors.

In this thesis, the execution model of speculative multithreaded processors and the necessary requirements to implement it are studied. This execution model is based on inserting spawn instructions into the sequential code. The execution of programs in a speculative multithreaded processor is similar to any other conventional processor until a spawn instruction is reached, then a speculative thread is created at the corresponding point indicated by the spawn instruction and both threads proceed in parallel. When the spawner thread reaches where the speculative thread has started, then a verification process checks for the

correctness of the speculation. If the speculation was correctly done, the context of the non-speculative thread is committed and its context freed for a future usage of new speculative threads. If not, a recovery mechanism is started. In this execution model, there must always be a non-speculative thread and there may be multiple speculative threads.

To support this execution model, several requirements are needed: i) hardware support for spawning and managing speculative threads and ii) a partitioning mechanism to divide programs into speculative threads.

In this thesis, different platforms to manage concurrent threads are discussed. Clustered processors benefit from low wire delays, power and complexity even though communication among concurrent threads can suffer from delays. Centralized processors may benefit from sharing resources and low communication cost but the complexity of the required hardware is higher. In any case, hardware has to be able to simultaneously execute several contexts taking into account that some of the values used by the threads are shared while others are private in such a way that a variable may have different values simultaneously, one for each of the concurrent threads.

Regarding the hardware support, this thesis has paid special attention to the management of interthread data dependences since they have a high relevance on the overall performance of such processors. As finding data and control independent threads is almost impossible for irregular applications, speculative threads depends on the values produced by previous ones, either register or memory values. Different mechanisms to deal with interthread data dependences are analyzed such as synchronizing the producer and the consumer thread, or predicting the dependent values. In the former, schemes to early forward the dependent value to the consumer thread are studied, especially for memory values. On the other hand, the latter proposal is the most promising one since if values are correctly predicted, speculative threads are executed as if they were independent. Different well-known value predictors are evaluated and a new one especially targeted for this type of architectures is presented, the increment value predictor. This predictor takes into account information of the control-flow of the thread to predict the values and it obtains impressive results for small sizes of the predictor.

Finally, the way applications are partitioned affects the performance of these processors. In this thesis, different spawning schemes have been proposed and analyzed. One family of schemes spawn speculative threads associated to well-known program constructs whose characteristics may provide significant benefits. Spawning schemes that belong to this family are those that creates speculative threads at loop iterations, loop continuations and subroutine continuations. In another family of spawning schemes, speculative threads are created through a profile-based analysis of each particular code. Here, those parts of the code that present the most appropriate characteristics are selected to spawn speculative threads. Selection criterias such as control independence, minimum size, data independence and data predictability are considered in order to choose the most effective spawning pairs. Performance results for both families of spawning policies are quite impressive, and the profile-based spawning scheme is shown to outperform those based on heuristics.

AGRADECIMIENTOS

En primer lugar, quiero agradecer a mi director de tesis, Antonio González, su confianza, su paciencia y todo lo que me ha enseñado a lo largo de estos últimos años. Agradecerle también a José González, Pepe, por haberme metido en esta aventura, por haberse acordado de mi nombre cuando hubo una beca disponible para empezar a estudiar el doctorado.

Dar gracias también al CEPBA por permitirme utilizar las máquinas con las que he hecho todas las simulaciones de esta tesis.

También me gustaría agradecer el apoyo recibido por todos los miembros del departamento con quienes he pasado muy buenos momentos. No pretendo dar una lista exhaustiva y espero que nadie se moleste por no aparecer aquí, pero si querría agradecer especialmente a Josep-Llorenç, Carlos, Suso, Ramon, Alex, Dani y Joan Manel los grandes ratos que me han hecho pasar estos años.

Por otro lado, también agradecer el apoyo del resto de amigos de fuera del departamento: mis colegas del barrio con quienes perpéto partidos de baloncesto tres veces por semana, así como aquellos que forman la JerboChat. Además, de forma especial quiero agradecerle a Raquel estos últimos años. Espero que sea por mucho tiempo.

También agradecer a Walter Bays y Bodo Parady, de Sun Microsystems y John Shen y Hong Wang, de Intel, que me ofrecieran la posibilidad de hacer sendos internships en California, así como todo el grupo del MRL de Santa Clara por facilitarme la estancia allí.

Finalmente, no existen palabras para expresar el agradecimiento a toda mi Familia, con mayúsculas y en el sentido más amplio de la palabra, por su confianza, apoyo moral y haber estado allí siempre que los he necesitado, tanto los que siguen aquí como los que nos han abandonado en estos últimos años como mi abuela, mi tío Blas y en especial, mi padre. Y dentro de este gran conjunto, especial gracias a mi núcleo familiar más cercano, a mi madre y mis hermanos por su ayuda, esto no habría podido realizarlo sin estar vosotros detrás, muchas gracias.

A mis padres,
Luís y Concha,
mis hermanos,
Álex y Conchi,
y Raquel

CONTENTS

1 - INTRODUCTION	5
1.1. Motivation	7
1.2. Exploiting Speculative Thread-Level Parallelism	11
1.2.1. Related Work	14
1.3. Thesis Overview	18
1.3.1. Thesis Contributions	19
1.4. Document Organization	20
2 - SPECULATIVE MULTITHREADED ARCHITECTURES	21
2.1. Introduction	23
2.2. Executing speculative threads	24
2.3. Architectural support	27
2.3.1. Centralized Speculative Multithreaded Processor	27
2.3.2. Clustered Speculative Multithreaded Processor	30
2.3.2.1. Unidirectional Ring Clustered Speculative Multithreaded Processor	31
2.3.2.2. Fully-Interconnected Clustered Speculative Multithreaded Processor	32
2.4. Spawning speculative threads	33
2.4.1. Spawning models	33
2.4.2. Thread Unit Availability	33
2.4.3. Thread-Order Prediction	34
2.4.3.1. Performance evaluation	36
2.4.4. Other Considerations: Branch Prediction	37
2.5. Committing speculative threads	38
2.6. Related work	39
2.7. Summary	40
3 - INTERTHREAD DATA DEPENDENCE MANAGEMENT	41
3.1. Introduction	43
3.2. Interthread data dependences	45
3.3. Synchronization Mechanisms	47
3.3.1. Identifying the Last Write in a Thread Input Location	49

3.3.1.1. Case Study: Identifying Last-Write Instructions for Loop Iterations	51
3.3.2. Forwarding Register Values	53
3.3.2.1. Register Forwarding for Centralized Speculative Multithreaded Processors	54
3.3.2.2. Register Forwarding for Clustered Speculative Multithreaded Processors	56
3.3.2.3. Case Study: Register Forwarding for Loop Iterations	58
3.3.3. Forwarding Memory Values	60
3.3.3.1. Case Study: Memory Forwarding for Loop Iterations. The MultiValue Cache	62
3.3.4. Related Work	64
3.3.5. Performance figures	66
3.4. Value Prediction	68
3.4.1. Related Work	70
3.4.2. Value Prediction for Speculative Multithreaded Processors	70
3.4.3. The Increment Predictor	72
3.4.4. Prediction Accuracy	73
3.4.4.1. Predicting Register Values through PC-Based Indexing	73
3.4.4.2. Predicting Register Values through Trace-Based Indexing	77
3.4.5. Microarchitectural Issues on Value Prediction	78
3.4.5.1. Initializing Speculative Threads.	79
3.4.5.2. Verifying the Predicted Values.	81
3.4.6. Performance Figures	81
3.5. Conclusions	82

4 -. THREAD-SPAWNING SCHEMES	85
4.1. Introduction	87
4.2. Spawning and Control Quasi-Independent Points	88
4.3. Experimental Framework	91
4.4. Thread-Spawning Policies Based on Heuristics	92
4.4.1. Loop-Iteration Spawning Scheme	93
4.4.2. Loop-continuation spawning scheme	97
4.4.3. Subroutine-continuation spawning scheme	97
4.4.4. Performance figures	98
4.4.5. Combining Schemes	100
4.5. Thread-Spawning Policies Not Based on Heuristics	101
4.5.1. Profile-based Spawning Scheme	103
4.5.2. Performance evaluation	106
4.5.3. Improving the performance	109
4.5.3.1. Cancellation Spawning Policy	110
4.5.3.2. Reassign Spawning Policies	117
4.5.3.3. Minimum Thread Size Spawning Policies	119
4.5.4. Profile-based vs. Heuristics	122
4.6. Related work	123
4.7. Conclusions	124

5 -. OTHER CRITICAL ISSUES ON SPECULATIVE MULTITHREADED PROCESSORS	127
5.1. Introduction	129
5.2. Experimental Framework	129
5.3. Branch Prediction	130
5.4. Value Prediction	132
5.4.1. Data-Dependence Aware Profile-Based Spawning Schemes	133
5.5. Initialization Overhead	135
5.6. 4-Thread Unit Configuration	136
5.7. Conclusions	137
6 -. CONCLUSIONS AND OPEN-RESEARCH AREAS	139
6.1. Conclusions	141
6.2. Open-Research areas	142
6.2.1. Memory Subsystems for Speculative Multithreaded Processors	142
6.2.2. Data Value Prediction for Memory Values	143
6.2.3. Evaluate the Sensibility of the Profile-Based Spawning Scheme	143
6.2.4. Processor-Aware Spawning Schemes	143
7 -. REFERENCES	145
8 -. LIST OF FIGURES	151
9 -. LIST OF TABLES	157

