# [ME11] UKM8032 microcontroller design and FPGA implementation by integrating DW8051 IP Core for SoC design

### Victer Chong, Prof. Dr. Masuri Othman

VLSI Design Centre, Blok Inovasi 2 Fakulti Kejuruteraan, Universiti Kebangsaan Malaysia, 43600 Bangi, Selangor, Malaysia.

### Introduction

Microcontroller is an essential component for many general and application specific purposes such as airbag control system in automotive industry. Current applications of any microcontroller vary with larger size, higher cost, and lower processing speed yet not locally designed.

Hence. high performance а Intel compatible 8-bits 8032 microcontroller has been designed towards realizing a System-on-Chip (SoC) design, i.e. UKM8032. The SoC integrates Synopsys's DW8051 Intellectual Property (IP) core and other peripherals that were designed using IEEE 1364-1995 Verilog Hardware Description Language (HDL). This local design aims for a smaller size, lower cost and higher operating speed. Due to unavailability of fabrication library, the prior Application Specific Integrated Circuit (ASIC) design has been functionally verified at Register Transfer Level (RTL) as a reference for final Field Programmable Grid Array (FPGA) hardware implementation. An internal Read Only Memory (ROM) unit has been incorporated into the FPGA design for testing purposes which enables the design to reach operating speed up to 100MHz on Virtex2 FPGA prototype board. The industrial design and verification methodology have been practiced to successfully test the design in FPGA hardware before presuming the ASIC implementation for fabrication in the future.

#### **Materials and Methods**

DW8051 IP core was being verified and integrated into UKM8032\_asic and UKM8032\_fpga in two stages (Figure 1) i.e. RTL functional stage and followed by logic functional stage after synthesis process. Due to unavailability of technology library for ASIC implementation, the encrypted DW8051 IP core was integrated with other peripherals in RTL level for UKM8032\_asic. Whereas the synthesized core netlist (targeted to Virtex2 FPGA library) was integrated with other peripherals that were designed for FPGA implementation in UKM8032 fpga.




FIGURE 1 The usage of the DW8051 core in UKM8032 asic and UKM8032 fpga design

Overall workflow of designing and implementing UKM8032 microcontroller in FPGA is separated into three important parts (Figure 2):

1) DW8051 IP core's RTL and logic verification.

2) UKM8032 asic's RTL verification.

3) UKM8032\_fpga's logic verification and FPGA implementation.

#### DW8051 core's RTL and logic verification

The first part at the left portion (Figure 2) was for RTL and logic functional verification of the DW8051 IP core in Synopsys's CoreConsultant environment that called up *Verilog Compiler Simulator* (VCS) simulation tool and *Design Compiler* (DC) synthesis tool.




FIGURE 2 Overall workflow of designing and implementing UKM8032 microcontroller in FPGA

The encrypted core (DW8051\_core.v) was RTL functionally verified by VCS before being integrated to the top-level design of UKM8032\_asic at the second part. The verification was carried out by a provided simulation testbench (DW8051\_core\_tb.v) and a simulation's output comparison with the provided core's *Golden Simulation Files* (GSF).

The core was also synthesized by DC and logic functionally verified (UNISIMS, FPGA simulation library required) before able to be integrated into top level UKM8032\_fpga design at the final part. After a satisfactory result of the core's synthesis which met the positive slack time, acceptable total area and operating frequency specification of 25MHz, the synthesized core netlist (DW8051\_core\_fpga.v) is ready to be instantiated into UKM8032\_fpga.

## UKM8032\_asic's RTL verification

Second part at the centre portion (Figure 2) was for RTL functional verification of the UKM8032 asic bv VCS to produce Result Files Simulation (SRF) at microcontroller level as a reference design for UKM8032 fpga at the final part. The verification was carried out by author's written simulation testbench (UKM8032 tb.v).

The testbench (Figure 3) basically reads in program files (in '.mem' extension) that have been translated from hex code, does some opcode and other related tests of the microcontroller and finally writes out some trace and strobe files (.ram, .pct, .wrt, .stbs0, .stbp). The simulation is verified by comparing the output of the testbench with the provided core's GSF.





FIGURE 3 RTL functional verification method for UKM8032\_asic


## UKM8032\_fpga's logic verification and FPGA implementation

Final part at the right portion (Figure 2) was to verify multiple level of by VCS UKM8032 fpga after being synthesized by DC and during FPGA implemention of the design via Xilinx's Integrated Synthesis Environment (ISE).

The design was synthesized by targeting to the same Virtex2 FPGA synthesis library with customized timing constrains using Synopsys's DC with good slack time, area optimization and operating frequency of 25MHz. The generated gate level netlist (UKM8032\_mapped\_hier.edif) was logic functionally verified.

The verification was carried out by author's written simulation testbench (UKM8032\_tb.v) and a simulation's output comparison with SRF from UKM8032\_asic design (Figure 4). UNISIMS and SIMPRIMS simulation library were needed respectively to verify UKM8032\_fpga in logic level and FPGA implementation level.





There was a need to convert the generated netlist (UKM8032\_mapped\_hier.edif) to a netlist that ISE could understand by inserting buffers and pads to all of the design's ports in DC. Input buffers (IBUF) for input ports, output buffers (OBUF) for output ports, general clock buffer (BUFGP) for clocking port and bidirectional buffers (IOBUF) for I/O ports of the design.

Proceeded with the FPGA implementation, the converted netlist (UKM8032\_iopad.edif) together with the customized constrains (25MHz clock frequency and I/O placement) were fed into ISE before the tool was able to translate, map, place and route (PAR) the design. Each level generated a simulation model for respective simulation level. The post-map and post-PAR simulation needed *Standard Delay File* (SDF) which provided real timing information to simulate.

Success of all post-translate, post-map and post-PAR simulations resulted in the design's bit file (UKM8032.bit) being generated to be downloaded to the Virtex2 FPGA chip by using Xilinx's iMPACT after some configuration setup.

The FPGA implementation was completed by a testing process which incorporated a 2kB sized internal ROM unit in the UKM8032\_fpga design under test (DUT) i.e. UKM8050\_fpga testing module (figure 5). Simple LED oriented programs have been written and loaded into the memory as a customizable constrains in ISE. This method helped in programs loading instead of burnand-erase method used with EPROM. Besides, this method eases the troubleshooting works where there is no any external hard wire involved. Hence higher operating clock frequency up to 100Mhz could be achieved. In this way, the design would have 32 I/O ports available that enabled us to have wider testing experience.

Successful verification of the written programs was an important step to prove the designed modules and the UKM8032 microcontroller as a whole were working properly. Maximum of 16Kbyte internal memory capacity could be implemented this way due to the limited amount of available onboard memory blocks (16).




FIGURE 5 Testing method of UKM8032\_fpga microcontroller using internal ROM unit within testing module UKM8050 fpga

### Results

The clock frequency of the DW8051 core and the UKM8032 microcontroller was targeted at 25Mhz to prevent over-constrained issues. Figure 6 shows the successful simulation wave output that was being generated by testbench (figure 4) on opcode test of 'op\_25\_35' that mainly test on opcode 25 (ADD A,direct) and opcode 35 (ADDC A, direct) for UKM8032\_fpga at post\_PAR level by using SIMPRIMS FPGA simulation library.




FIGURE 6 'op\_25\_35' opcode test simulation wave output of UKM8032\_fpga microcontroller

Constrains such as operating frequency of 25Mhz, 2ns of the input and output delay, WCCOM operating condition and xc2v250-4\_avg wire load model were used to synthesize the top-level UKM8032\_fpga design successfully in DC with a maximum slack time of 4.39ns (10.975%). The number of cells utilized was 171 which brought to a total cell area of 3104 units. The synthesized result of UKM8032\_fpga are illustrated in Figure 7 and 8.




FIGURE 7 External interface (40 pins) of the UKM8032\_fpga microcontroller




FIGURE 8 Logic schematic of synthesized toplevel UKM8032\_fpga microcontroller

Design implementation in Xilinx's ISE showed a successful implementation in FPGA (FIGURE 9) with a total of 1440 (46%) slices and 2521 (41%) of 4-input LUTs were distributed. 37 (14%) external IOBs were used in the design. One out of 32 block RAMs was used for internal RAM and one of 16 GCLKs was used for clocking port. Altogether brought to a total of 86257 equivalent gate counts to implement the microcontroller design. Real-time clock operating frequency could reach up to 35.56MHz (28.122ns) instead of the targeted 25Mhz.

ceding a constraint indicator	gn 141 at Beta 141 4,00 < 0 < 7. 259 27	1.109 te 6.773 te 5.797 te .00 d >= 1.	80 0			
this design is 214 pairs at completely formed $2$ pairs at completely formed $2$ pairs at the large of the set of the se	gn 141 at Beta 141 4,00 < 0 < 7. 259 27	1.109 te 6.773 te 5.797 te .00 d >= 1.				
peaks and simpletely round T measuring being for this deal is being to: constrain being on the 10 Mor- elege By value: (and $b \in 2.240 \pm 2.00 \pm 4 \pm 2.00 \pm 4 \pm 2.00 \pm 2.0$	gn 141 at Beta 141 4,00 < 0 < 7. 259 27	1.109 te 6.773 te 5.797 te .00 d >= 1.				
peaks and simpletely round T measuring being for this deal is being to: constrain being on the 10 Mor- elege By value: (and $b \in 2.240 \pm 2.00 \pm 4 \pm 2.00 \pm 4 \pm 2.00 \pm 2.0$	gn 141 at Beta 141 4,00 < 0 < 7. 259 27	1.109 te 6.773 te 5.797 te .00 d >= 1.				
$\begin{array}{llllllllllllllllllllllllllllllllllll$	gn 141 at Beta 141 4,00 < 0 < 7. 259 27	1.109 te 6.773 te 5.797 te .00 d >= 1.				
$\begin{array}{llllllllllllllllllllllllllllllllllll$	gn 141 at Beta 141 4,00 < 0 < 7. 259 27	1.109 te 6.773 te 5.797 te .00 d >= 1.				
In Feasy int consection feasy on the 10 Wor elays by value: (as) $6 \in 2.00 + (d \in 2.00) + (d \in 3240) + (275)$ ceeding a constantial indicator	4.00 < d < 7. 299 27	6.773 68 5.797 68 .00 6 1= 1.				
consection being on the 10 Mor elays by walke: (as) $\frac{6}{3240} = \frac{4}{2779} = \frac{4}{2779}$	at Neta 141 4,00 < 0 < 7. 299 27	5.197 aa .00 d i= 1.				
8 < 2.00 < 4 < 2.00 < 4 < 2.00 < 4 < 2.00 < 5275	199 27					
8 < 2.00 < 4 < 2.00 < 4 < 2.00 < 4 < 2.00 < 5275	199 27					
3240 1379	199 27					
ceding a constraint indicator		15	•			
	it was not se					
	it was not se					
	Requested		1 Legie			
i			i Levels			
- PERSON TIREOUP "5 rem/mm						
CH 80.000003 \						
TIBLEP "ARA" 40 AR HE	40.000mm	20.00844	1 20			
vece ant.						
to par completion: 44 mecs						
atad - No arrors found.						
d - No errors found.						
n file simblizand.						
						_
		NGC ANT. Comparing provid. Co par comparison of annu co par comparison of a second dist - Na correct Broad. dist - Na correct Broad. - Na correct Broad. - Na correct Broad. - So correct Broad. - So correct Broad.		NAT WY. IMPLICIT IMPLICIT INFORMATION IN	N MARL MARANEL MARANEL MARANEL MARKEN MAR	No mark. Sequence from Sequence for the Sequence of the sequence of the sequence of the Sequence of the sequence of the sequence of the sequence of the Sequence of the sequence of the Sequence of the sequence of t

FIGURE 9 Successful translation, mapping and PAR implementation of the design in FPGA

Process	Results	Main design UKM8032_fpga (0kB iROM)	Testing Module UKM8050_fpga (2kB iROM)	
Synthesis	Target frequency (ns)	40 (atau 25MHz)	40 (atau 25MHz)	
	Slack time (ns)	4.39	1.05	
	Total cell (library unit)	171	180	
	Library Area ('libArea')	3104	3119.5	
FPGA				
implementation:				
(i) Map	Number of 'Slices'	1440 / 3072	1412 / 3072	
	Number of 4-input LUTs	2521 / 6144	2465 / 6144	
	Number of external IOBs	37 / 264	37 / 264	
	Number of RAMBs memory block	1 / 32	2 / 32	
	Number of GCLKs	1 / 16	1 / 16	
	Number of equivalent gate counts	86257	151457	
(ii) PAR	Operating frequency (ns)	28.122	27.453	
		(or 35.56MHz)	(or 36.43MHz)	
(iii) Testing	Practical operating frequency	70MHz	70MHz	

TABLE 1 Comparison of synthesis and FPGA implementation results for main design UKM8032\_fpga and testing module UKM8050\_fpga

Final output of the FPGA implementation via Xilinx's ISE was the design's bit programming file generation, 'ukm8032.bit' (Figure10). The bit file was generated to be downloaded onto the Xilinx Virtex2 FPGA board (device : xc2v500, package : fg456 and speed : -4) after some configurations have been setup via Xilinx's iMPACT.




FIGURE 10 Successful generation of design's bit programming file (ukm8032.bit)

The testing module, UKM8050\_fpga microcontroller incorporated a 2Kbyte internal ROM was synthesized with the same constrains i.e.25MHz resulted in a maximum

slack time of 1.05ns (2.625%). The number of cells was 180 which brought to a total cell area of 3119.5 units (Table 1).

The **FPGA** implementation of UKM8050 FPGA was successful with a total of 1412 (45%) slices and 2465 (40%) of 4input LUTs were distributed and 37 (14%) external IOBs were used. Two blocks of RAMBs were used for internal RAM and ROM respectively with one GCLK for clocking port. Altogether brought to a total of 151457 equivalent gate counts to implement the testing module. The operating frequency expected to reach up to 34.04Mhz (29.380ns) but practically 70MHz onboard (LED oriented programs testing) instead of the targeted 25MHz.

## Discussion

The design for test UKM8050\_fpga microcontroller was also being synthesized with clock frequency of 50MHz (using 50MHz core's frequency) which resulted in a maximum slack time of -2.72ns (-13.6%). The number of cells was 180 which brought to a total cell area of 3177 units. FPGA implementation of the design was also successful with a total of 1514 (49%) slices and 2686 (43%) of 4-input LUTs were distributed. 37 (14%) external IOBs, two RAMBs blocks and one GCLKs were used.

Altogether brought to a total of increased 152783 equivalent gate counts to implement the testing module at targeted frequency 50MHz which expected to operate up to 50.83MHz (19.674ns) but practically 100MHz onboard (LED oriented programs testing). The maximum of 16Kbytes internal memory was also implemented and successfully tested which was named as UKM8054 fpga testing module. This was where both core and microcontroller have been fully utilized in term of speed and memory size disregarded the area constraints. If more than 16Kbytes of memory capacity is required. the can UKM8032 fpga microcontroller be interface externally to RAM and ROM memory in order to operate a larger programs.

## Acknowledgements

The author wished to thank the Ministry of Science, Technology and Innovation (MOSTI), Malaysia for the National Science Fellowship awarded to Victer Chong. The author was also grateful to Prof. Dr. Masuri Othman for his expertise and experience in the interpretation of the overall progress and results.

## References

Synopsys Inc. (2002). Designware DW8051 MacroCell Databook.

Mazidi, M.A., Mazidi J.G. (2000). The 8051 Microcontroller & Embedded Systems. Prentice Hall Inc.

Intel Corporation. (1994). MCS<sup>®</sup>51 Microcontroller Family User's Manual.

Williamette HDL Inc. (1999). Basic Verilog with VCS version 4.5.

Palnitkar S. (2003) Verilog HDL: A Guide to Digital Design and Synthesis. Sun Microsystems Inc.

Xilinx Inc. (2002). Xilinx 5 Software Manuals. Xilinx Inc. (2003). Xilinx Integrated Synthesis Environment (ISE) Fundamentals of FPGA Design.