

FACE DETECTION HARDWARE ACCELERATOR USING C-BASED
HIGH-LEVEL SYNTHESIS

YEAP HAN CHIEN

UNIVERSITI TEKNOLOGI MALAYSIA

Replace this page with the Cooperation Declaration form, which can be obtained from SPS or your faculty.

FACE DETECTION HARDWARE ACCELERATOR USING C-BASED
HIGH-LEVEL SYNTHESIS

YEAP HAN CHIEN

A thesis submitted in fulfilment of the
requirements for the award of the degree of
Master of Philosophy

Faculty of Electrical Engineering
Universiti Teknologi Malaysia

FEBRUARY 2018

Dedicated to my beloved parents, supervisor, seniors and friends.

ACKNOWLEDGEMENT

First of all, I would like to express the highest gratitude to my supervisor, Professor Dr. Mohamed Khalil bin Mohd. Hani for his invaluable support, sharing of his philosophy of life and continuous motivation which lead to the successful completion of this work.

My sincerest appreciation goes to my co-supervisor and mentors, Dr. Hau Yuan Wen, Liew Shan Sung and Syed Omid Ayat for their support and advice throughout my research journey.

My warmest regards to my parents, brother and friends for their seamless caring and moral supports.

My sincerest, greatest and deepest appreciation goes to Tan Lay Peng who always support me, encourage me, and listen to me on my hardship journey.

ABSTRACT

Research has shown that Field Programmable Gate Array (FPGA) based implementation of image processing system results in high computational speed and energy efficiency. However, FPGA design has relatively long development time compared to alternative implementation platforms, such as those based on Central Processing Unit, Graphical Processing Unit or Digital Signal Processor. Designing digital hardware at a higher level of abstraction is an effective way to shorten the development time. High-level synthesis (HLS) raises the abstraction level for designing digital circuit and translates a C-based description of the desired design into Hardware Descriptive Language. However, C-based HLS techniques are still lacking some maturity. In particular, existing works on applying C-based HLS to design hardware that accelerates window-based image processing algorithms are generally done in a trial and error manner, and usually results in non-optimal designs. Hence, there is a need for an effective procedure in applying C-based HLS that can lead to an optimized accelerator design. Therefore, the key contribution of this research is to present a systematic C-based HLS technique to be used in the design of hardware that accelerates image processing algorithm. The proposed C-based HLS design procedure is illustrated with a case study of the Sobel filter. The effectiveness of the proposed design technique is demonstrated by the case study of a Viola-Jones face detection accelerator targeted for implementation in FPGA. The proposed face detection hardware applies a pipelined architecture with task-level parallelism that allows concurrent execution on every sub-module. Experimental results show that the resulting accelerator module achieves a speed performance improvement of up to 12 times when compared to that of existing works. Tested on CMU+MIT database, the proposed accelerator achieves high detection accuracy of 88% and 46 false positives. Experimental results also show that the proposed design achieves up to 61 frames per second detection speed. This work demonstrates that the proposed C-based HLS design methodology is effective for image processing hardware accelerator development.

ABSTRAK

Penyelidikan telah menunjukkan bahawa pelaksanaan sistem pemprosesan imej Tatasusunan Get Boleh Aturcara Medan (FPGA) menghasilkan kelajuan pengiraan yang tinggi dan kecekapan tenaga. Walau bagaimanapun, reka bentuk FPGA mengambil masa pembangunan yang agak lama berbanding platform pelaksanaan alternatif, seperti Unit Pemprosesan Pusat, Unit Pemproses Grafik atau Pemproses Isyarat Digital. Merekabentuk perkakasan digital pada tahap pengekstrakan yang lebih tinggi adalah cara yang berkesan untuk memendekkan masa pembangunan. Sintesis Aras Tinggi (HLS) meningkatkan tahap pengekstrakan untuk mereka bentuk litar digital dan menerjemahkan deskripsi berasaskan C pada reka bentuk yang dikehendaki kepada Bahasa Takrifan Perkakasan. Walau bagaimanapun, teknik HLS yang berasaskan C masih kurang matang. Khususnya, kerja-kerja yang sedia ada untuk menggunakan HLS berasaskan C untuk mereka bentuk perkakasan yang mempercepatkan algoritma pemprosesan imej berasaskan tettingkap umumnya dilakukan dengan kaedah cuba-cuba, dan biasanya menghasilkan reka bentuk yang tidak optimum. Oleh itu, terdapat keperluan untuk prosedur yang berkesan untuk menggunakan HLS berasaskan C yang boleh membawa kepada rekaan pemecut optimum. Oleh itu, sumbangan penting dalam penyelidikan ini adalah untuk mempersembahkan teknik HLS berasaskan C yang akan digunakan dalam reka bentuk perkakasan yang mempercepat algoritma pemprosesan imej. Prosedur reka bentuk HLS berasaskan C yang dicadangkan telah digambarkan dengan didorong oleh kajian kes penapis Sobel. Keberkesanan teknik reka bentuk yang dicadangkan telah ditunjukkan oleh kajian kes reka bentuk pemecut pengesanan wajah Viola-Jones di FPGA. Perkakasan pengesanan wajah yang dicadangkan menggunakan senibina talian paip dengan keselarian aras tugas yang membolehkan pelaksanaan serentak pada setiap sub-modul. Keputusan eksperimen menunjukkan bahawa modul pemecut yang dihasilkan mencapai peningkatan prestasi kelajuan sehingga 12 kali ganda berbanding dengan kerja yang sedia ada. Diuji pada pangkalan data CMU+MIT, pemecut yang dicadangkan mencapai ketepatan pengesanan setinggi 88% dan serendah 46 positif palsu. Hasil eksperimen juga menunjukkan bahawa reka bentuk yang dicadangkan mencapai kelajuan pengesanan 61 bingkai per saat. Kerja ini menunjukkan bahawa kaedah HLS berasaskan C yang telah dicadangkan adalah berkesan untuk pembangunan pemecut perkakasan imej pemprosesan.

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	vi
	TABLE OF CONTENTS	vii
	LIST OF TABLES	x
	LIST OF FIGURES	xi
	LIST OF ABBREVIATIONS	xv
	LIST OF APPENDICES	xvi
1	INTRODUCTION	1
	1.1 Background	1
	1.2 Problem Statement	3
	1.3 Objective	4
	1.4 Scope of Work	5
	1.5 Contribution	6
	1.6 Thesis Organization	6
2	LITERATURE REVIEW	8
	2.1 Viola-jones Face Detection	8
	2.1.1 Viola-jones Algorithm	8
	2.1.2 Previous Work on Viola-Jones Face Detection Implementation based on CPU/ GPU	9
	2.1.3 Previous Work on Viola-Jones Face De- tection Implementation based on FPGA	11
	2.2 High-Level Synthesis	14

2.3	Using Vivado HLS tool to Synthesize C into Hardware	16
2.3.1	Array Partitioning	20
2.3.2	Loop Unrolling	21
2.3.3	Pipelining Architecture	22
2.3.4	Dataflow Architecture	23
2.3.5	Arbitrary Precision Type	24
2.3.6	Interface Unit Synthesis	24
2.3.7	Restrictions in Vivado HLS	26
2.3.8	Example of a Vivado HLS Design - Matrix Multiplier	26
2.4	Chapter Summary	29
3	RESEARCH METHODOLOGY	30
3.1	Introduction	30
3.2	Overall Research Approach	30
3.3	Software Tools	32
3.4	Face Detection Algorithm Development	35
3.5	FPGA SoC Prototyping Platform	36
3.6	Performance Metrics	36
3.6.1	Detection Accuracy	37
3.6.2	Speed Performance	37
3.7	Chapter Summary	38
4	C-BASED HLS DESIGN OF IMAGE FILTERING ACCELERATOR	39
4.1	Introduction	39
4.2	Image Filtering Operation	39
4.2.1	Conventional Row Buffering Architecture	40
4.2.2	Proposed Row Buffering Design	42
4.3	Sobel Filter	45
4.3.1	Proposed Sobel Filter Design	47
4.3.2	Pipeline Hardware Design of Sobel Filter With Parallelism	50
4.3.3	Result of C-based HLS Design of Window-based Image Filtering Hardware Accelerator	52
4.4	Chapter Summary	53

5	C-BASED HLS DESIGN OF PROPOSED FACE DETECTION HARDWARE ACCELERATOR	55
5.1	Top-Level Functional Model of Proposed Face Detection System	55
5.2	Image Resizing	58
5.3	Integral Image	61
5.4	Image Normalization	66
5.5	Cascaded Classifier	73
5.5.1	Weak Classifier	74
5.6	Implementing Task Level Parallelism in Viola-jones Face Detection Accelerator	79
5.7	Post-processing	79
5.8	System Architecture	79
5.9	Chapter Summary	81
6	RESULT AND ANALYSIS	82
6.1	Software Profiling for Hardware/Software Partitioning	82
6.2	Verification of Proposed Face Detection System	83
6.3	Performance Test of Proposed Face Detection Hardware	86
6.4	Performance Comparison	88
6.5	Benchmarking	89
6.6	Chapter Summary	90
7	CONCLUSION	91
7.1	Concluding Remarks	91
7.2	Future work	92
	REFERENCES	93
	Appendices A – B	97 – 103

LIST OF TABLES

TABLE NO.	TITLE	PAGE
2.1	Previous works on implementation of Viola-Jones face detection algorithm using CPU and GPU	11
2.2	Previous works on hardware implementation of Viola-Jones face detection algorithm using FPGA	13
4.1	Execution time for C-based HLS and RTL design of Sobel filter	53
4.2	Resource utilization for C-based HLS and RTL design of Sobel filter	53
6.1	Application Profiling for image size 320x240 and 640x480 pixels	82
6.2	Detection rate for various number of false positives on CMU+MIT test set	87
6.3	Performance Comparison	88
6.4	Computation speed improvement using proposed face detection hardware accelerator	88
6.5	Resource utilization for different models of proposed face detection hardware accelerator (based on C-based HLS design)	89
6.6	Comparison with existing hardware accelerated Viola-jones algorithm in 320x240 image	90
6.7	Comparison with existing hardware accelerated Viola-jones algorithm in 640x480 image	90
A.1	Execution time for C-based HLS and RTL design of sobel filter	102
A.2	Resource utilization for C-based HLS and RTL design of sobel filter	102

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
2.1	Viola-Jones face detection process	9
2.2	Algorithm to RTL process	15
2.3	C-to-RTL process flow in Vivado HLS	15
2.4	A motivational case study. (a) C function. (b) Schedule diagram. (c) Schedule Table generated by Vivado	16
2.5	Performance profile of muladd module	17
2.6	C function to RTL module translation. (a) C program (b) RTL module	17
2.7	Argument to input/output port translation. (a) C program with the argument. (b) I/O block diagram	18
2.8	Array Translation. (a) Array (b) RAM block hardware memory	18
2.9	Loop translation. (a) C program with for loop (b) Serial design hardware. (c) Schedule Table	19
2.10	Performance profile of Top module	19
2.11	Array partitioning in C-based HLS design. (a) Array partitioning with cyclic and factor of 2. (b) Memory partitioned into 2 RAM blocks.	21
2.12	Loop unrolling in C-based HLS design. (a) Loop unroll with the factor of 2. (b) Concurrent design hardware. (c) Schedule Table	22
2.13	Performance profile of Top module	22
2.14	Pipeline transformation in C-based HLS. (a) Pipelining a for loop. (b) Datapath of pipelined design. (c) Schedule Table	23
2.15	Performance profile of Top module	23
2.16	Dataflow optimization applied to three hardware modules in consumer-producer scenario	24
2.17	Default interface synthesis by Vivado HLS. (a) HLS code (b) Default interface	25

2.18	Stream interface synthesis by Vivado HLS. (a) HLS code (b) Stream interface	26
2.19	Algorithm of matrix multiplication	27
2.20	Matrix multiplier DFG	27
2.21	Datapath of pipelined matrix multiplier	28
2.22	Array partitioning in matrix Multiplier. (a) Desired array partitioning. (b) HLS code for array partitioning.	28
2.24	Performance profile of pipelined matrix multiplier	29
2.23	Pipelined matrix multiplier (a) HLS code. (b) Schedule Table.	29
3.1	Methodology for mapping algorithm to hardware using C-based HLS	31
3.2	Code::Blocks IDE user interface	32
3.3	Overview of Vivado Design Suite	33
3.4	Vivado HLS	33
3.5	Vivado	34
3.6	Vivado SDK	35
3.7	Layout of the Xilinx ZC706 evaluation board	36
4.1	Image filtering process [1]	40
4.2	Raster Scan process for an input image [1]	41
4.3	Conceptual block diagram of row buffering [1]	41
4.4	Multi-input raster scan process [1]	42
4.5	Conceptual block diagram of multi-input row buffering [1]	42
4.6	Proposed Row buffering functional block diagram	42
4.7	Proposed multi-input row buffering functional block diagram	43
4.8	C-based HLS design of Row buffering	44
4.9	C-based HLS design of multi-input row buffering	45
4.10	Overview of Sobel filtering	46
4.12	Sobel convolution Kernel	47
4.11	Algorithm of Sobel filtering	47
4.13	DFG of G _x	48
4.14	DFG of G _y	48
4.15	DFG of G	49
4.16	Proposed pipelined Sobel Filter	49
4.17	C-based HLS design of proposed pipelined Sobel filter. (a) HLS code. (b) Corresponding performance profile.	50
4.18	Functional block diagram of pipeline design multi-core Sobel filter	51

4.19	C-based HLS design of pipeline multi-core Sobel filter. (a) HLS code. (b) Corresponding performance profile	52
4.20	Output image of a Sobel filtering	53
5.1	Top-level algorithm flow applied in proposed design (Figure 2.1 repeated here for convenience)	56
5.2	Hardware-software partitioning applied in proposed face detection design	56
5.3	(a) Module hierarchy proposed face detection hardware. (b) HLS code structure for this top-level diagram.	57
5.4	(a) I/O block Diagram of the proposed hardware accelerator. (b) HLS code for creating corresponding I/O ports	58
5.5	Face detected from image pyramid [2]	59
5.6	(a) I/O block diagram for image resizing. (b) HLS code for the I/O block diagram	60
5.7	C-based HLS design of image resizing. (a) Data flow graph. (b) Desired pipeline design.	60
5.8	HLS code of image resizing module	61
5.9	Pixels summation using integral image	62
5.10	(a) I/O block diagram of Integral Image module. (b) HLS code for the I/O block diagram	63
5.11	The design process of Integral Image. (a) Signal Flow Graph. (b) Data Flow Graph.	64
5.12	Datapath of pipeline design. (a) single row accumulation. (a) Multi-row accumulation.	65
5.13	HLS code of Integral Image module	66
5.14	(a) Row buffering module. (b) Modified row buffering for image squared window	68
5.15	(a) I/O block diagram of Image Normalization. (b) HLS code for generating I/O ports	69
5.16	Process of series to concurrent design on summation of image squared window	70
5.17	Pipeline optimization on summation of image squared window. (a) Pipelining operate on inner loop (b) Pipelining operate on outer loop	71
5.18	Pipeline optimization on standard deviation and mean computation	72
5.19	HLS Code of image normalization module	73
5.20	Cascaded classifier	74
5.21	Haar features	75

5.22	Feature value calculation for Haar features	76
5.23	Proposed pipelined architecture of weak classifier	78
5.24	Dataflow architecture applied on proposed face detection hardware accelerator	79
5.25	Block diagram of proposed face detection system prototyped on FPGA SoC	80
6.1	Hardware-software partitioning	83
6.2	Result without overlapping face fusion	83
6.3	Finalized result with overlapping face fusion	84
6.4	Output of proposed face detection system on CMU-MIT test image	84
6.5	Performance profile of grouped integral image and image normalization module	85
6.6	Performance profile of weak classifier module	85
6.7	Performance profile of cascaded classifier module with 4 parallel weak classifier	85
6.8	Live video face detection system prototype on Zynq-7000 FPGA SoC	86
6.9	Output of this face detector on test images from CMU+MIT test set	87

LIST OF ABBREVIATIONS

AP SoC	-	All Programmable SoC
CPU	-	Central Processing Unit
DFG	-	Data Flow Graph
DSP	-	Digital Signal Processor
FPGA	-	Field Programmable Gate Array
fps	-	Frames per Second
GDB	-	GNU Debugger
GPU	-	Graphical Processing Unit
HW/SW	-	Hardware-Software
HDL	-	Hardware Descriptive Language
HLS	-	High-level Synthesis
IDE	-	Integrated Development Environment
I/O	-	Input/Output
RTL	-	Register Transfer Level
SDK	-	Software Development Kit

LIST OF APPENDICES

APPENDIX	TITLE	PAGE
A	Proposed Sobel Filter Design	97
B	Proposed Face Detection Hardware Accelerator	103

CHAPTER 1

INTRODUCTION

1.1 Background

Field Programmable Gate Arrays (FPGA) is an ideal platform for image processing application because of its potential to perform highly-parallelized computations for performance speed-up and high energy efficiency [1]. However, a hardware implementation for such algorithm consumes more time and human resources than a equivalent software development. Moreover, for FPGA SoC design of image processing system which is the implementation of embedded SoC on FPGA platform facing even more challenges and further increase the development time. There are handshaking issue between hardware module and complicated interface design for CPU to FPGA communication,

Hence, an efficient way to tackle this issue is by design at a higher abstraction level. At higher abstraction level, hardware design is created at algorithmic level by using C/C++/System C/Matlab as a programming language. This movement does not only help to improve productivity but also slightly lower the barrier for more software designers to get access to FPGA platform. High-level synthesis tool is required to interpret the algorithmic description of a user-specific behaviour and create digital hardware that implements that behaviour. HLS tool also facilitates the handshaking between hardware module and interface design which can ease the FPGA SoC design process. There is a wide selection of tools available in the market that can be used for high-level synthesis. Conventionally hardware and software designers prefer using high-level languages such as C/C++ for algorithm developments, and Vivado high-level synthesis (HLS) is one of the most popular C-based HLS that is capable of synthesis C/C++ code into Register-Transfer Level (RTL) for hardware implementation.

Users require restructuring the high-level implementations to make them synthesizable and suitable for specific hardware architecture. Without such restructuring, the HLS tools can still derive a hardware realisation, but the resulting hardware can be bloated and suffer from poor performance [3]. It becomes necessary to apply hardware design knowledge during restructuring for the HLS tool to synthesizing an efficient hardware with high performance and reasonable resource usage. Therefore FPGA-based hardware design using HLS tools is fundamentally a hardware design process [4] that requires a good knowledge of digital logic circuit as well as digital logic design. In this work, an algorithm for face detection is selected as the case study for C-based HLS hardware design.

Nowadays face detection plays an important role in the modern world since images of human faces are central to intelligent human-computer interaction(HCI) [5]. Face detection is the key process in HCI for smart systems as face detection is the first stone for all facial analysis algorithms such as face recognition, face tracking and facial expression recognition. In advertisement industry, it is used for data collection like audiences' watch time, gender and age range for targeted billboard advertisement [6]. The face detection is defined as a process of determining the availability of faces in an image and return image location and extent of each face [7]. The face localization is a simplified detection process which assumes that there is only one face in an input image and aims to determine the image position of a single face [7].

There are various types of face detection algorithms that are typically grouped into four categories: knowledge-based, feature invariant, template matching and appearance-based methods [7]. The knowledge-based method is developed based on knowledge of researchers on deriving a set of rules that describe the feature and their relationship that build up a human face. The feature invariant method focuses on finding invariant features and use them to locate the face. The invariant feature is the feature that invariant under different pose and lighting condition. The template matching method is developed based on a predefined standard face pattern (template) which is applied to the input image to find their correlation. The correlation value determines the existence of face. The appearance-based method is developed based on learning algorithm that could identify/learn the characteristics of a face from a set of training images. These characteristics form a discriminant function that is used for the detection process. Face detection can be attributed to many circumstances, such as variation in scale, location, pose and lighting condition.

In 2001, Viola and Jones [8,9] proposed their face detection framework based

on Haar features that are capable of processing images rapidly, with high detection rate and low false positive. The Viola-jones face detector is an appearance-based detection developed by using Adaboost learning algorithm. AdaBoost is a machine learning boosting algorithm capable of constructing a strong classifier through a weighted combination of weak classifiers. The Viola-Jones face detector contains three main ideas that make it run at a higher speed which is the Integral Image representation, the simple and efficient classifier built with AdaBoost learning and the cascade classification process. The Viola and Jones approach is primarily developed for face detection, but the algorithm can detect any object by using different training data. Even though Viola-Jones Face Detector was not the most accurate detector available but it has received considerable attention and probably being the highest impact face detection algorithm in the 2000s [10], because of its good speed-accuracy trade-off [11]. However, for embedded real-time processing there is still a need for FPGA hardware acceleration.

1.2 Problem Statement

FPGAs have become increasingly popular as a configurable computing platform targets for high-performance image processing applications due to its advantages of high computational speed and power efficiency. Implementing such algorithm in software would suffer from poor execution speed. FPGA speed up an image processing application by offloading computational workload from Central Processing Unit (CPU). However, RTL design has relatively long development time compared to alternative implementation platforms, such as CPU and GPU [12]. An effective way to improve design productivity is to raise the level of design abstraction beyond RTL. Existing research work of window-based image processing hardware accelerator design at higher level abstraction [13,14] did not effectively map algorithm into efficient hardware. They did not report on their precise design direction, design goal and desire hardware architecture but rather a trial and error design approach for getting a better result. The architecture of their proposed design is also not clearly presented. In summary, the existing work with trial and error approach does not generate an optimal or real-time performance hardware design. Although C-based HLS design for image processing is a good solution on shorten development time however effectively map the algorithm into efficient hardware is still a challenge.

In this work, Viola-jones face detection algorithm is selected as the case study for presenting the effectiveness of improved technique of mapping window-based

image processing functions into hardware accelerator. The compute intensive cascaded Haar classifier, integral image and image normalization is mapped into hardware using C-based HLS design method. A cascaded Haar classifier consists of thousands of Haar classifiers that calculate Haar-like features from the integral images. To achieve a real-time performance face detection system, Haar classifier needs to highly optimized because this module is the most frequently and repeatedly used module in the detection process. The Haar classifier has no data dependency among each other, potentially to be executed in parallel to obtained better speed-up. The integral image process is consisting of two stages, the pixels accumulation of the horizontal axis of the sub-window and the pixels accumulation of the vertical axis of the sub-window. Serial processing integral image is time-consuming. Hence, executing integral image in pipeline is required. Existing literature does not discuss hardware architecture of the Integral Image module in depth. Viola-Jones face detection algorithm applied image normalization toward sub-window to minimize lighting effect during detection [8,9]. Existing hardware implementation of Viola-Jones [15–17] does not have an in-depth discussion on normalization which might be the possible reason for their accuracy degradation. Floating-point representation in image normalization is not suitable to apply during hardware implementation due to higher resource consumption and lower execution speed. Therefore, fixed-point representation is required. However, it is important to ensure that it is minimal in information loss in image normalization to maintain the appropriate detection accuracy.

1.3 Objective

This thesis focuses on enhancing the C-based HLS hardware accelerator design methodology for window-based image processing. Viola-Jones face detection algorithm is used as case study to prove the effectiveness of this methodology. In detail, the objectives of this research are:

1. To develop an improved C-based HLS hardware accelerator design technique that effectively maps window-based image processing algorithms into efficient hardware with a shorter development time. The improved methodology is illustrated by using Sobel filter, and its effectiveness is proven by using Viola-Jones algorithm
2. To propose a hardware accelerated Viola-Jones face detection design with C-based HLS that guarantees to have shorter development time, good detection

accuracy, low false positives and high-speed performance. The proposed hardware has the following features:

- (a) Parallel design for Cascaded Haar Classifier
- (b) Pipelining for Integral Image
- (c) Fixed point resource saving for Image Normalization
- (d) Task-level parallelism for proposed hardware accelerator.

1.4 Scope of Work

The scope of work in this thesis is limited to some restrictions as follows:

1. A systematic technique of C-based HLS design using window-based image processing is presented. The algorithm is first transformed into Data Flow Graph (DFG) and schedule diagram/ pipeline datapath to facilitate more effective and efficient C-based HLS design. The C-based description is written according to the schedule diagram/ pipeline datapath.
2. The software model of the proposed face detection hardware accelerator implements the Viola-Jones algorithm is developed in C/C++ based on the work of [8,9]. It is compiled with GCC compiler under Window 10.
3. The software model of the proposed face detection hardware accelerator is tested on the MIT-CMU frontal face test set. The aim is to achieve comparable detection accuracy and false positive as in [8,9] to prove the correctness of the algorithm. Matlab is used to ease the output verification and analysis process. It is used for image-to-text conversion, image displaying and graph plotting.
4. C-based HLS tools and high-level programming language C are used to model the proposed face detection hardware accelerator. The design targeted to run on Xilinx Zynq7000 ZC-706 development board running at 125MHz and with Arm Dual-core processor running at 666MHz for executing the embedded software.
5. The entire C-based HLS design is verified and analyzed in Vivado Simulator using C/C++ testbench in C simulation and C/RTL co-simulation.
6. The system-level integration is using Vivado IP Integrator, a new IP-centric design flow for accelerating the time-to-system integration.
7. The proposed design methodology for window-based image processing is illustrated by designing Sobel filtering accelerator and the effectiveness of this

methodology is presented by designing Viola-Jones face detection accelerator.

8. This face detection system aims to perform face detection mainly on grayscale image of size 320x240 and 640x480 and it is flexible to be modified for handling different size of input images.

1.5 Contribution

The proposed face detection hardware accelerator using Viola-Jones algorithm in this thesis has been improved over existing work. The contributions of this thesis are:

1. A state of the art and systematic technique of designing window-based image processing hardware accelerator using C-based HLS is presented. Case studies applied are Sobel filter and Viola-jones face detection algorithm. Various optimization and the trade-off for speed and resource utilization were discussed. Interface management, memory mapping and arbitrary precision data type also being discussed.
2. A proposed face detection hardware accelerator that runs on Xilinx Zynq7000 ZC-706 development board using Vivado HLS tools for C-based HLS design is presented. A detection rate of 88% and 46 false positives is achieved on hardware implementation. It achieved 61fps and 14fps for an input image of size 320x240 and 640x480 pixels respectively which is up to 206 times speed-up compared to software implementation that executed in the same board. By applying proposed C-based HLS design technique, hardware accelerated face detection system improved the speed performance by double of similar work on [13].

1.6 Thesis Organization

This thesis is divided into seven chapters. The first chapter includes the research background, problems statement, research objectives, limitations of the proposed system as well as the contributions of this research work. Chapter 2 contains the theoretical background and related existing works and the previous work. C-based HLS design method and the description of simulation tools and design platform of this

work are included in Chapter 3. Chapter 4 presented a motivational case study using C-based HLS on designing Sobel filter.

Chapter 5 presented the design of proposed face detection hardware accelerator. Chapter 6 presented the experimental results and performance analysis in term of speed and accuracy as well as benchmarks on the performance of the proposed design with other related works. Verification of the proposed algorithms is included as well.

The last chapter, Chapter 7 concludes the presented proposed face detection accelerator and gives a suggestion for the future work.

REFERENCES

1. Donald G. Bailey, *Design for Embedded Image Processing on FPGAs*.
2. C. Garcia and M. Delakis, "Convolutional face finder: A neural architecture for fast and robust face detection," *IEEE Transactions on pattern analysis and machine intelligence*, vol. 26, no. 11, pp. 1408–1423, 2004.
3. M. C. Herbordt, T. VanCourt, Y. Gu, B. Sukhwani, A. Conti, J. Model, and D. DiSabello, "Achieving high performance with FPGA-based computing," *Computer*, vol. 40, no. 3, p. 50, 2007.
4. D. G. Bailey, "The advantages and limitations of high level synthesis for FPGA based image processing," in *Proceedings of the 9th International Conference on Distributed Smart Cameras*, pp. 134–139, ACM, 2015.
5. M. H. Yang and N. Ahuja, "Face Detection and Gesture Recognition for Human- Computer Interaction," *Vol. 1. Springer Science & Business Media*, 2001.
6. S. C. Kuo, C. J. Lin, and C. C. Peng, "Using Adaboost Method for Face Detection and Pedestrian-Flow Evaluation of Digital Signage," *2014 International Symposium on Computer, Consumer and Control*, pp. 90–93, 2014.
7. M.-H. Yang, D. J. Kriegman, and N. Ahuja, "Detecting Faces In Image : A Survey," *IEEE Transactions on Pattern Analysis and Machine Intelligence*, vol. 24, no. 1, pp. 34–58, 2002.
8. P. Viola and M. Jones, "Robust real-time object detection," *International Journal of Computer Vision*, vol. 57, pp. 137–154, 2001.
9. P. Viola and M. J. Jones, "Robust Real-Time Face Detection," *International Journal of Computer Vision*, vol. 57, no. 2, pp. 137–154, 2004.
10. S. Zafeiriou, C. Zhang, and Z. Zhang, "A survey on face detection in the wild: past, present and future," *Computer Vision and Image Understanding*, vol. 138, pp. 1–24, 2015.
11. S.-K. Pavani, "Methods for face detection and adaptive face recognition,"

- 2010.
12. S. O. Ayat, M. Khalil-Hani, and R. Bakhteri, "OpenCL-based hardware-software co-design methodology for image processing implementation on heterogeneous FPGA platform," in *Control System, Computing and Engineering (ICCSCE), 2015 IEEE International Conference on*, pp. 36–41, IEEE, 2015.
 13. N. K. Srivastava, S. Dai, R. Manohar, and Z. Zhang, "Accelerating Face Detection on Programmable SoC Using C-Based Synthesis," in *FPGA*, pp. 195–200, 2017.
 14. S. S. Agrawal, *Hardware Acceleration of Face Detection Module for Mobility Assistant for Visually Impaired*. PhD thesis, Indian Institute of Technology Delhi, 2017.
 15. H. B. Fekih, A. Elhossini, and B. Juurlink, "An Efficient and Flexible FPGA Implementation of a Face Detection System," in *International Symposium on Applied Reconfigurable Computing*, pp. 243–254, Springer, 2015.
 16. C. Junguk, B. Benson, S. Mirzaei, and R. Kastner, "Parallelized architecture of multiple classifiers for face detection," *Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors*, pp. 75–82, 2009.
 17. J. Cho, S. Mirzaei, J. Oberg, and R. Kastner, "FPGA-based face detection system using Haar classifiers," *Proceeding of the ACM SIGDA international symposium on Field programmable gate arrays FPGA 09*, p. 103, 2009.
 18. J. Zhu and Z. Chen, "Real time face detection system using adaboost and haar-like features," in *Information Science and Control Engineering (ICISCE), 2015 2nd International Conference on*, pp. 404–407, IEEE, 2015.
 19. D. Hefenbrock, J. Oberg, N. T. N. Thanh, R. Kastner, and S. B. Baden, "Accelerating Viola-Jones face detection to FPGA-level using GPUs," in *Field-Programmable Custom Computing Machines (FCCM), 2010 18th IEEE Annual International Symposium on*, pp. 11–18, IEEE, 2010.
 20. J. Krpec and M. Němec, "Face detection CUDA accelerating," 2012.
 21. Y. Lee, C. Jang, and H. Kim, "Accelerating a computer vision algorithm on a mobile SoC using CPU-GPU co-processing: a case study on face detection," in *Proceedings of the International Workshop on Mobile Software Engineering and Systems*, pp. 70–76, ACM, 2016.
 22. V. Jain and D. Patel, "A GPU based implementation of robust face detection

- system,” *Procedia Computer Science*, vol. 87, pp. 156–163, 2016.
23. Y. W. Y. Wei, X. B. X. Bing, and C. Chareonsak, “FPGA implementation of AdaBoost algorithm for detection of face biometrics,” *IEEE International Workshop on Biomedical Circuits and Systems, 2004.*, no. July, pp. 3–7, 2004.
 24. M. Yang, J. Crenshaw, B. Augustine, R. Mareachen, and Y. Wu, “Face detection for automatic exposure control in handheld camera,” *Proceedings of the Fourth IEEE International Conference on Computer Vision Systems, ICVS’06*, vol. 2006, no. Icvs, p. 17, 2006.
 25. H.-C. Lai, M. Savvides, and T. Chen, “Proposed FPGA hardware architecture for high frame rate (>100 fps) face detection using feature cascade classifiers,” in *Biometrics: Theory, Applications, and Systems, 2007. BTAS 2007. First IEEE International Conference on*, pp. 1–6, IEEE, 2007.
 26. H. T. Ngo, R. N. Rakvic, R. P. Broussard, and R. W. Ives, “An FPGA based design of a modular approach for integral images in a real-time face detection system,” in *Proc. SPIE*, vol. 7351, p. 73510B, 2009.
 27. C. Gao and S. L. Lu, “Novel FPGA based haar classifier face detection algorithm acceleration,” *Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL*, pp. 373–378, 2008.
 28. M. Hiromoto, K. Nakahara, H. Sugano, Y. Nakamura, and R. Miyamoto, “A specialized processor suitable for AdaBoost-based detection with haar-like features,” *Proceedings of the IEEE Computer Society Conference on Computer Vision and Pattern Recognition, 2007*.
 29. C. Huang and F. Vahid, “Scalable object detection accelerators on FPGAs using custom design space exploration,” *Proceedings of the 2011 IEEE 9th Symposium on Application Specific Processors, SASP 2011*, pp. 115–121, 2011.
 30. M. Kim, D. Lee, and K.-Y. Kim, “System architecture for real-time face detection on analog video camera,” *International Journal of Distributed Sensor Networks*, vol. 11, no. 5, p. 251386, 2015.
 31. P. Irgens, C. Bader, T. Lé, D. Saxena, and C. Ababei, “An efficient and cost effective FPGA based implementation of the Viola-Jones face detection algorithm,” *HardwareX*, vol. 1, pp. 68–75, 2017.
 32. K. Khattab, J. Dubois, and J. Miteran, “Cascade Boosting Based Object Detection from High Level Description to Hardware Implementation,” *EURASIP Journal of Embedded Systems*, vol. 2009, p. Article ID 235032, June 2009.

33. R. Lienhart and J. Maydt, “An extended set of haar-like features for rapid object detection,” in *Image Processing. 2002. Proceedings. 2002 International Conference on*, vol. 1, pp. I–I, IEEE, 2002.
34. A. Takach, “High-Level Synthesis: Status, Trends, and Future Directions,” *IEEE Design & Test*, vol. 33, no. 3, pp. 116–124, 2016.
35. S. of Berkeley Design Technology, “An Independent Evaluation of: High-Level Synthesis Tools for Xilinx FPGAs,” tech. rep., Berkeley Design Technology, In, 01 2010.
36. S. Skalicky, C. Wood, M. Lukowiak, and M. Ryan, “High Level Synthesis: Where are we? A case study on matrix multiplication,” in *Reconfigurable Computing and FPGAs (ReConFig), 2013 International Conference on*, pp. 1–7, IEEE, 2013.
37. P. J. Ashenden, *Digital Design: An Embedded Systems Approach Using Verilog*. Morgan Kaufmann Publishers, 2008.
38. “Nearest Neighbor interpolation, Image Scaling, <http://tech-algorithm.com/articles/nearest-neighbor-image-scaling/>,” 2007.