

ABC-VHDL

A Synchronous VHDL Subset with a Formal Semantics in HOL

Dirk Eisenbiegler and Ramayya Kumar
Forschungszentrum Informatik
(Prof. Dr.-Ing. D. Schmid)
Haid-und-Neu-Straße 10-14 76131 Karlsruhe, Germany
e-mail: {eisenbiegler,kumar}@fzi.de

November 20, 1995

Abstract

VHDL is frequently used for describing purely synchronous circuits. However, the underlying model of VHDL is much more expressive than it need be. In this report, a synchronous subset of VHDL named *ABC*-VHDL is introduced. *ABC*-VHDL is dedicated towards logical argumentation and correct circuit synthesis based on VHDL descriptions. Although being conform with the standard VHDL semantics, the semantics of *ABC*-VHDL is based on a far simpler model: synchronous circuit descriptions at the RT-level formalized within higher order logic. This article describes the syntactical aspects of *ABC*-VHDL, and it also defines the semantics of *ABC*-VHDL by a mapping between *ABC*-VHDL structures and the corresponding formulae in higher order logic.

Contents

1	Motivation	2
2	<i>ABC</i>-VHDL versus VHDL	4
2.1	Processes	4
2.2	Architectures	5
2.3	Types, Constants, Functions, Operators and Expressions	6
2.4	Summary	6
3	Libraries, Entities and Architectures	8
3.1	Libraries	8
3.2	Entities	8
3.3	Architectures	9
4	Processes	13
4.1	The Process Interface	13
4.2	The State of a Process	13
4.3	Behavior of Processes	13
5	Statements	16
5.1	Data Types Used	16
5.2	Type <i>A</i> , Type <i>B</i> , and Type <i>C</i> Statements	16
5.3	Basic Statements	19
5.4	Compound Statements	21
5.5	Statement Parts	25
A	Syntax of <i>ABC</i>-VHDL	28
A.1	Conventions	28
A.2	Basic Expressions	28
A.3	Syntax Rules	28
B	Semantics of <i>ABC</i>-VHDL	31
B.1	Basics	31
B.2	Type Abbreviations	33
B.3	<i>ABC</i> -VHDL Statements and Processes	35
C	Standard <i>ABC</i>-VHDL Type and Constant Semantics	44
C.1	Translation for <i>ABC</i> -VHDL Types	44
C.2	Translation for <i>ABC</i> -VHDL Constants	44

Chapter 1

Motivation

To argue about VHDL programs on the logical level, a formal semantics, i.e. a mapping between the syntactic VHDL structures and the corresponding logical formulae, has to be found. Experiences in this area show, that defining a formal semantics is a sophisticated goal due to the complexity of the language [BGGH92, DaJS93, BrFK94]. The given informal VHDL semantics is not as precise as it should be, and this is why very often different VHDL simulators lead to different simulation results and different formalization approaches lead to different formal semantics. Another problem is the complexity of the underlying timing model. The resulting formulae have to represent this timing model in an adequate manner, and this is why the resulting formulae may become very complex, and verification may become an exacting process.

In the area of hardware synthesis, VHDL is often used to describe nothing but synchronous circuits. Usually the syntax of VHDL sub-languages is defined by sets of restrictions and the semantics is inherited from VHDL [DeOd93]. Although synchronous circuits can easily be formalized in a higher order logic calculus, deriving the semantics of VHDL descriptions in general is rather difficult. The underlying model is much more expressive and powerful than it need be for just describing synchronous circuits.

In this paper, a reduced VHDL language called *ABC*-VHDL is introduced. *ABC*-VHDL is restricted to synchronous circuit descriptions. For *ABC*-VHDL a new timing model has been defined. The *ABC*-VHDL timing model conforms to the VHDL timing model, but it is tailored for synchronous circuits only, and this makes it far simpler.

VHDL programs do not always represent real circuits in an adequate way. For example, they may have infinite loops, such that a process keeps being executed without ever reaching a wait statement. Another example for inadequate circuit descriptions are structures with zero-delay cycles, i.e. a cycle, where each process produces a delta delay output and passes it to the next process of the cycle. When formalizing circuit descriptions in logic, it is very important to ensure, that the resulting formulae are consistent. Inconsistent formulae never correspond to technically realizable circuits, but any property can formally be derived from them (*ex falso quodlibet*). *ABC*-VHDL puts a stress on consistency. It is restricted to well defined synchronous circuit descriptions. Zero-delay cycles, infinite loops, short-circuits etc. are avoided.

All processes are described by means of the lambda calculus. Lambda terms

are both logical specifications and executable programs. The formulae to be constructed not only formally describe the processes, but can also be used for simulation by evaluating the lambda terms in an interpreter of a functional programming language.

In general, there are two ways of formally embedding languages: deep embedding and shallow embedding [BGGH92, ReKr93b]. Deep embedding means that the syntax of the language is represented by terms within the logic, and formulae are defined to describe the semantics of these logical structures. Shallow embedding means, that in the logic there are no terms representing the syntax of the language. There is just a function (a program) mapping the syntax represented outside logic to a formula within the logic.

We chose a shallow embedding approach. A theory with constants and types for representing *ABC*-VHDL has been invented within HOL. This theory has been designed in a way, such that *ABC*-VHDL representations and their corresponding HOL representations are very close to one another, i.e. differ only in minor syntactical aspects. A program for automatically converting *ABC*-VHDL programs into HOL representations has been implemented.

The paper is structured as follows: Chapter 2 introduces the main principles of *ABC*-VHDL and the major syntactical restrictions compared with standard VHDL. In the next chapters, the *ABC*-VHDL language is built bottom up. Chapters 3, 4 and 5 describe the semantics of *ABC*-VHDLs entities, architectures, processes, and statements. Appendix A enlists the syntax of *ABC*-VHDL. In appendix B the elements defined in HOL are enlisted.

Chapter 2

ABC-VHDL versus VHDL

2.1 Processes

In *ABC*-VHDL, only pure input and pure output signals are allowed. Statement parts of processes are compound statements that are recursively constructed using certain basic statements and control structures. As basic statements there are:

1. wait statements,
2. signal assignments,
3. variable assignments and
4. null statements

As control structures there are:

1. sequences of statements,
2. loops and
3. if-then-else structures

General VHDL programs are not restricted to synchronous circuits. In *ABC*-VHDL, every sequential program and even every atomic or compound statement will be represented by an output and transition function, that maps input and current state to output and next state. In *ABC*-VHDL, atomic circuits may either have one or zero clock inputs, and all wait statements must have the form

```
wait until clk = '1';
```

where `clk` is the clock signal of this circuit. The clock signal must not be used within variable assignments and signal assignments.

In *ABC*-VHDL, simulation cycles are clock cycles. A simulation cycle starts with a rising slope of the clock signal. During a clock cycle the processes may read the input signals and the current variables and depending on these values certain variable and signal assignments are executed and finally a new wait statement is reached.

In *ABC*-VHDL, only zero delay signal assignments are allowed. After getting the positive slope of the clock signal, the process will immediately read the input and it will produce its output signal assignments at this very moment.

Figure 2.1 describes the life of an *ABC*-VHDL process. The gray shape symbolizes a program: s_0 denotes the beginning state, s_1, s_2, \dots, s_n denote the wait statement occurrences, and the arrows denote transitions. In other words, the total number of control states is equal to the number of wait statements plus one. An arrow from some s_m to some s_n indicates, that from one clock tick to another the process *may* jump from control state s_m to control state s_n . Usually there may be several arrows starting from one control state, since the succeeding control state not only depends on the current control state but also on the current values of the variables and inputs.

The control states $s_0, s_1, s_2, \dots, s_n$ correspond to the control states of the synchronous circuit that is to be described by this program. At time 0, the process starts in the beginning state s_0 . After the first clock tick, it reaches a wait statement, and in all further clock cycles it jumps from one wait statement occurrence to another. The initial state s_0 will never be reached again. Whenever the execution reaches the end of the program, it will automatically proceed at the beginning without delay. When passing through the end and continuing in the beginning the execution will *not* stop at position s_0 to wait there for a clock period.

There are two kinds of control states a process can be in. First there is the initial state s_0 , and second there are the control states s_1, s_2, \dots related to the wait statements occurrences. Statements, i.e. parts of *ABC*-VHDL programs, will be described in the same way as entire programs except that they not only have a beginning s_0 but also an end s' (see figure 2.2). Being in state s_0 means, that the execution of the processes recently passes through the beginning of the statement. Reaching s' means, that the process has finished the execution of the statement and that it will immediately continue with the next statement if there is any. In statements, s_0 and s' do *not* correspond to control states in the corresponding synchronous circuit.




Figure 2.1: A Process

2.2 Architectures

In *ABC*-VHDL as well as in VHDL, structures are described by means of architectures. *ABC*-VHDL neither supports generic architectures nor generate statements are. Furthermore, there is restriction on how structures may be built: short-circuits and zero-delay-cycles are not allowed.




Figure 2.2: A Statement

The use of clock signals is restricted. When there is at least one part of the structure with a clock input, then the entire circuit must have one clock input, that is connected to all clock inputs of the sub-circuits. All clock signals must be interconnected. Clock signals and non-clock signals must not be connected.

2.3 Types, Constants, Functions, Operators and Expressions

ABC-VHDL does not allow type declarations nor does it allow function or constant declarations. However, arbitrary types, functions and constants are allowed. But before they can be used, their semantics have to be defined explicitly by giving a corresponding representation in HOL and by defining a mapping between data types, operators and constants in *ABC*-VHDL and in HOL. There are two tables: the type table, which defines the semantics of *ABC*-VHDL data types and the constant table, which defines the semantics of *ABC*-VHDL constants, functions and operators.

Appendix C gives an example for such mappings. Throughout this paper, these mappings will be used. However, the user may define arbitrary other mappings.

Expressions are built recursively. Constants, variables and input signals are expressions. Compound expressions are built by applying functions to tuples of basic elements or previously built compound expressions. All expressions must be well typed, i.e. a type is assigned to all basic elements and for all functions it is defined what are the types of its inputs and what is the type of the result.

2.4 Summary

The main differences between *ABC*-VHDL and VHDL are:

- *ABC*-VHDL is restricted to purely synchronous circuits
- only pure input and pure output signals are allowed
- each circuit may have a single clock input
- short-circuits and zero-delays are prohibited
- there are no generic architectures
- there are no generate statements

- type, constant and function definitions cannot be defined in *ABC*-VHDL
- the semantics of types, constants and functions used has to be defined explicitly

Chapter 3

Libraries, Entities and Architectures

Throughout this paper, only synchronous circuits at the RT and logical abstraction level will be considered. Time is considered to be discrete, and the clock ticks are formally represented by natural numbers. All combinatorial circuits have zero delay, and D-flipflops have unit delay, i.e. one clock period.

3.1 Libraries

Whenever VHDL source text is elaborated by the parser, it is assigned to a library. The library name is not defined within the VHDL source text but is handled to the parser explicitly by means of user interaction.

In *ABC*-VHDL, the only elements within libraries are entities and architectures. Previously defined architectures may be used as components within architecture bodies. However, if the library the architecture belongs to differs from the current library, then the library has to be declared by means of a library clause. Library clauses are always related to the next entity or architecture declaration. Libraries declared for entities can be used in all its architectures.

3.2 Entities

In an entity declaration, the entity name and the names and types of its signal interface are defined. Entity declarations describe the interface of architecture, whereas the architecture describes its behavior.

There are two types of signals: data signals and clock signals. Each entity may have one clock signal. The usage signals must not differ within different architectures. It is not allowed to use one signal as clock signal in one architecture and as data signal in another. Within the logical representation, clock signals will not be formalized explicitly (see chapters 4 and 5).

In *ABC*-VHDL, only pure input and pure output signals are allowed. Let i^1, i^2, \dots, i^{n_i} be the data input signals and o^1, o^2, \dots, o^{n_o} be the output signals, $\iota^1, \iota^2, \dots, \iota^{n_i}$ be the types of the input signals and $\omega^1, \omega^2, \dots, \omega^{n_o}$ be the types of the output signals of the architecture.

In *ABC*-VHDL, interface signals can be instantiated within the entity declaration. However, due to the restrictions in *ABC*-VHDL, instantiations of input signals have no effect and therefore are ignored. Using instantiations for interface signals is optional. Whenever an output signal remains uninstantiated, existentially quantified variables are used to represent these values in logic.

Example

The entity declaration in figure 4.1 describes the interface of an entity named `gcd`. The signal `clock` is used as clock signal, since in the architecture below it is used within `wait`-statements.

There are three data input signals named `a`, `b` and `start`. Where `a` and `b` are of type `positive` and `start` is of type `std_logic`. According to appendix C, the *ABC*-VHDL type `positive` is represented by the HOL type `num` and `std_logic` is represented by `bool`. So the type of the input ι becomes

$$\text{num} \times \text{num} \times \text{bool}$$

There are two output signals named `ready` and `result` of type `std_logic` and `positive` and instantiations `'0'` and `0`, respectively. According to appendix C, the *ABC*-VHDL type `positive` is represented by the HOL type `num` and `std_logic` is represented by `bool`. The type of the output ω is

$$\text{num} \times \text{bool}$$

According to appendix C, the expressions `'0'` and `0` are represented by `F` and `0`, respectively. The initial state of the output signal is

$$(F, 0)$$

3.3 Architectures

All architectures are related to some entity declaration, where its entity name, the input signals and the output signals are defined. Architectures always belong to the same library as their entity declarations. Within the declarative part of architectures, internal signals may be defined and instantiated. Like output signals and unlike input signals, instantiations of internal signals do have an effect on the behavior and are not ignored.

The statement part of an architecture defines a structure. Its parts are named concurrent statements and they are interconnected via signals.

Formal Representation of Architectures

All architectures are represented by relations between time dependent input and output signals. Time dependent signals are represented by functions mapping time to a value of some data type α . An arbitrary type α may be used for the value of a signal. In HOL, time is represented by the data type `num` (natural number: `0, 1, ...`). Signals have the following type:

$$\text{num} \rightarrow \alpha$$

Architectures are represented by relations between signals, i.e. by a function mapping a tuple of signals to `bool` (boolean values: T or F). In HOL, terms representing architectures have the following type:

$$\begin{aligned} & (\\ & \quad (\text{num} \rightarrow \iota^1) \times (\text{num} \rightarrow \iota^2) \times \dots \times (\text{num} \rightarrow \iota^{n_i}) \times \\ & \quad (\text{num} \rightarrow \omega^1) \times (\text{num} \rightarrow \omega^2) \times \dots \times (\text{num} \rightarrow \omega^{n_i}) \\ &) \\ & \rightarrow \text{bool} \end{aligned}$$

This type only depends on the entity declaration. All architectures of the same entity are represented by relations with the same type.


Structures

Representing structures in higher order logic is straightforward [HaDa86]. The general scheme is as follows:

$$\begin{aligned} & \forall i^1, i^2, \dots, i^{n_i}, o^1, o^2, \dots, o^{n_o}. \\ & \quad \exists y^1, y^2, \dots, y^m. \\ & \quad R(x^1, x^2, \dots, x^n) = R^1(\dots) \wedge R^2(\dots) \wedge \dots \wedge R^k(\dots) \end{aligned}$$

In this formula, a compound circuit R is defined as a composition of its parts R^1, R^2, \dots, R^k . The external signals $i^1, i^2, \dots, i^{n_i}, o^1, o^2, \dots, o^{n_o}$ are all-quantified and the internal signals y^1, y^2, \dots, y^m are existentially quantified. The interface of the compound circuit is connected with all external signals, the interfaces of its components may be connected to arbitrary internal or external signals according to the given net list. In such net list descriptions, circuits are represented by relations. Input and output signals are not distinguished, and there may be several input and output signals.

Figure 3.1 gives an example for a formalization of a circuit structure according to this scheme. The compound circuit is named R , its parts are named A , B and C . The inputs of R are a and b , its outputs are x and y and there are two internal lines named v and w .



$$\begin{aligned} & \forall a, b, x, y. \\ & \quad \exists v, w. \\ & \quad R(a, b, x, y) = A(a, v, v) \wedge B(w, b, y) \wedge C(a, v, x, w) \end{aligned}$$

Figure 3.1: Formalization of a Structure

Concurrent Statements

The structure described by an architecture consists of several concurrent statements. In *ABC*-VHDL, the following concurrent statements are allowed:

1. processes statements
2. concurrent signal assignments
3. component instantiation statements

According to our formalization scheme, each concurrent statement has to be represented by a relation between time dependent input and output signals.

The logical formalization of processes will be considered in chapter 4. Concurrent signal assignments are equivalent to processes with exactly one sequential signal assignment. Therefore, their semantics is not considered explicitly.

Component instantiations are used to instantiate another architecture as a concurrent statement within the current architecture. Before components can be used, they have to be declared in the declarative part of the architecture. The component declaration a component name is defined and this component name is related to some architecture, which is given by its library, entity and architecture name. Furthermore, the component declaration defines a signal interface. The types and names of the signal interface of the component must equal the types and names of the signal interface of the architecture the component is related to.

There may also be signal instantiations within interface lists of component declarations. So there are two ways to instantiate interface signals: they can be instantiated within the entity declaration and they can also be instantiated within the component declaration, where an architecture of the entity is instantiated. If some signal is instantiated at both places, then the signal instantiation within the component instantiation dominates.

All concurrent statements may have labels. Arbitrary identifiers may be used as labels. All labels used within one architecture must differ. In *ABC*-VHDL, labels only have an effect to process statements. Different component instantiations with the same component name may have different component instantiations. The component declaration can be restricted to some explicitly enumerated labels.

Within a component instantiation, the association between the signals of the current architecture (actual signals) and the signals of the component (formal signals) is described by the port map. The association between actual signals and formal signals can be done in two ways:

1. a tuple of actual signals, where the order of the elements corresponds to the order of formal signals given in the component specification
2. a tuple, where each actual signal is assigned to one formal signal and the order is ambiguous

In logic, port maps are always represented by tuples. In order to derive the formal representation, port maps of the second group have to be rearranged according to the interface list of the component declaration.

Restrictions to Structures

Structural descriptions at the synchronous abstraction level are not always consistent. In *ABC*-VHDL, structural descriptions within the architecture body are allowed only if they meet the following restrictions

1. no short-circuits: output signals of components and input signals of the compound circuit must not be connected with other output signals of components or input signals of the compound circuit
2. no zero-delay-cycles: there must not be no ring of combinatorial (zero-delay) circuits, such that one of the outputs of each of them is connected with some input of its successor
3. separated clock: clock signals must not be connected with data signals, and all clock signals must interconnected

In *ABC*-VHDL, input and output signals are always clearly distinguished. Detecting short-circuits is pretty easy.

To detect zero-delay cycles, zero-delay-dependencies are determined for all processes and architectures. The signal-delay-dependency list is a table with all outputs and the inputs that have a direct impact on this output. A direct impact means, that there is a pure combinatorial path from input to output with no memory unit (delta delay unit) in between.

All basic circuits are defined by means of a process statement or a concurrent signal assignment statement. There are two kinds of processes: ones where all outputs (may) directly depend on all inputs and others where there is no output that directly depends on an input (see sections 4 and 5). To determine the dependencies of architectures, first the dependency lists of its parts have to be determined. Determining the dependency list of an architecture fails if the structure contains a zero-delay-cycle.

Chapter 4

Processes

4.1 The Process Interface

In VHDL, processes are always part of the architecture body. Other than architectures, there is no explicit interface definition for processes. The only signals a process may use, are the interface signals of its entity declaration plus the signals declared in the declarative part of the architecture. The names, types and instantiations of the signals are defined there.

Although processes do not have an explicit interface declaration, it can be derived. All signals appearing in expressions are called input signals of the process. All signals occurring at some left hand side of a signal assignment are called output signals. In *ABC*-VHDL, input and output signals must be disjoint. Let i^1, i^2, \dots, i^{n_i} be the input signals and o^1, o^2, \dots, o^{n_o} be the output signals, $\iota^1, \iota^2, \dots, \iota^{n_i}$ be the types of the input signals and $\omega^1, \omega^2, \dots, \omega^{n_o}$ be the types of the output signals of the process. Let ι be an abbreviation for $\iota^1 \times \iota^2 \times \dots \times \iota^{n_i}$ and ω be an abbreviation for $\omega^1 \times \omega^2 \times \dots \times \omega^{n_o}$.

4.2 The State of a Process

In the declarative part of processes, variables may be declared and instantiated. Let v^1, v^2, \dots, v^{n_v} be the variables declared in the declaration part of the process, and let $\phi^1, \phi^2, \dots, \phi^{n_v}$ be the corresponding types. Let γ be the type of the control state. γ depends on the structure of the algorithm. This topic will be discussed in chapter 5.

The state of the process σ consists of the following parts: the variable state, the output state and the control state. In *ABC*-VHDL, all processes have a variable state and an output state. There are two kinds of processes: ones with and others without control state. So σ becomes either $\phi \times \omega \times \gamma$ or $\phi \times \omega$.

4.3 Behavior of Processes

The behavior of processes is determined by its statement part and the instantiation given to the process state. The initial state q is given by the instantiations of the variables, output signals and the initial control state. Its type is σ . The

```

1  entity gcd is
2    port (
3      clk      : in std_logic;
4      a,b      : in positive;
5      start    : in std_logic;
6      ready    : out std_logic := '0';
7      result   : out positive  := 0
8    );
9  end gcd;
10
11 architecture behavior of gcd is
12   begin process
13     variable x,y,z : positive := 0;
14   begin
15     while start /= '1' loop
16       wait until clk = '1';
17     end loop;
18     ready <= '0';
19     if (a < b) then
20       x := b;
21       y := a;
22     else
23       x := a;
24       y := b;
25     end if;
26     while (y /= 0) loop
27       z := x - y;
28       wait until clk = '1';
29       x := y;
30       y := z;
31     end loop;
32     ready <= '1';
33     result <= x;
34     wait until clk = '1';
35   end process;
36 end behavior;

```

Figure 4.1: GCD circuit description in *ABC*-VHDL

process body can unambiguously be represented by a compound output and transition function, that maps the input (type ι) and the current state (type σ) at time n to the output (type ω) at time n and the state (type σ) at time $n+1$. The process body is represented by a function f having type $\iota \times \sigma \rightarrow \omega \times \sigma$. How f is derived from the statement part of an *ABC*-VHDL process will be discussed in chapter 5.

f and q determine the process behavior in an unambiguous manner. To derive a relation between the input and output signals of the process the HOL function `automaton` will be used. `automaton` is part of the HOL theory Automata (see [EiKu95]). It maps (f,q) with type

$$(\iota \times \sigma \rightarrow \omega \times \sigma) \times \sigma$$

to a function $g = \text{automaton}(f, q)$ with type

$$(\text{num} \rightarrow \iota) \rightarrow (\text{num} \rightarrow \omega)$$

g is a function that maps a time dependent input signal to a type dependent output signal.

The function `automaton` was been defined by means of induction over time (natural numbers). At time 0, the state is q . f maps the input signal and the state at some time t to the output at time t and the state at time $t+1$. Figure 4.2 sketches the semantics that was given to `automaton`. `automaton`(f, q) can be considered to consist of a combinatorial unit f and a memory unit \mathcal{D}^q with initial value q .




Figure 4.2: Automaton

According to chapter 3, a process is represented by some relation between its input and output signals. `automaton`(f, q) is a function rather than a relation, and the input signals and output signals are bundled. To achieve the required relation, an equation has to be built, and the bundled input and output signals have to be split into their parts. The scheme for representing processes is as follows:

$$(\lambda t. (s^1(t), \dots, s^p(t))) = \text{automaton}(f, q) (\lambda t. (s^{p+1}(t), \dots, s^q(t)))$$

Chapter 5

Statements

The body of a process consists of a statement part. As already mentioned in chapter 4, the entire statement part is represented by an output and state transition function f of type $\iota \times \sigma \rightarrow \omega \times \sigma$. We will first describe the formal representation of atomic and compound statements and then describe, how f is derived from the the statement part, i.e. a compound statement.

The logical type and constant definitions used in this chapter are enlisted in appendix B.

5.1 Data Types Used

The following five HOL data types will be used in this chapter: `bool`, `one`, `num`, `(α)option` and `$\alpha + \beta$` . Table 5.1 gives an informal definition of these datatypes. `bool` represents a set consisting of the elements `T` and `F`. The datatype `one` represents a set that only contains a unique element. The name `one` is used for both: for the name of the type and also for the constant representing its only element. `num` represents the natural numbers. It is defined in a recursive manner. There are two constructors: the constant `0` of type `num` and the constant `SUC`, a function mapping type `num` to `num`. The natural numbers are defined as the set of all expressions built up by these two constructors, i.e. `0`, `SUC 0`, `SUC(SUC 0)`, \dots .

`option` and `+` are type operators. `option` is a unary type operator that maps an arbitrary type α to a data type named `(α)option`, where `(α)option` represents a set consisting of the element `none` and of the elements `any(x)` for all x of type α . `+` is a binary type operator, that is used in infix style. It maps two arbitrary types α and β to `$\alpha + \beta$` , where `$\alpha + \beta$` represents a set consisting of the elements `INL(x)` for every x of type α and the elements `INR(y)` for every y of type β .

5.2 Type \mathcal{A} , Type \mathcal{B} , and Type \mathcal{C} Statements

In order to formalize sequential statements of *ABC*-VHDL, we distinguish three classes named \mathcal{A} , \mathcal{B} and \mathcal{C} . In simplified terms, the differences are as follows: On their way from position s_0 to s' , the type \mathcal{A} statement *never*, the type \mathcal{B} statement *sometimes* and the type \mathcal{C} statement *always* reaches a wait statement (see figure 5.1).

bool	=	T F
one	=	one
num	=	0 SUC of num
(α)option	=	none any of α
$\alpha + \beta$	=	INL of α INR of β

Table 5.1: Data Types

Type \mathcal{A} statements contain no wait statements. The complete execution of a type \mathcal{A} statement is always performed within a single simulation cycle. Type \mathcal{B} and type \mathcal{C} statements both do contain at least one wait statement. For type \mathcal{C} statements the following property must be fulfilled: Starting at the beginning s_0 the execution will always reach a wait statement before reaching the end s' . For type \mathcal{B} statements this need not be guaranteed. Type \mathcal{B} statements are more general than type \mathcal{C} statements. Type \mathcal{C} statements always are type \mathcal{B} statements but not the other way round.




Figure 5.1: Classification of Statements

The logical representations of ABC -VHDL statements define, how the statement affects the state of the process and what output is produced according to the current process state and the current input. There are two reasons for classifying sequential statements: First these three classes of statements will each have a different logical representation, and second there will be restrictions in combining these three kinds of statements in order to avoid nonterminating programs.

Let ι be the type of the input of the process, ω be the type of the output of the process and ϕ be the type of the variables of the process.

Type \mathcal{A} Statements

Type \mathcal{A} statements are represented by functions mapping the input, the old output and the old variable state to the current output and the new variable state. Type \mathcal{A} statements have the following type:

$$\iota \times \omega \times \phi \rightarrow \omega \times \phi$$

Type \mathcal{B} Statements

Type \mathcal{B} statements are represented by functions mapping the old input, the old output, the variable state and the control state to the current output and the new variable and control state. The logical type of type \mathcal{B} statements is defined as follows:

$$\iota \times \omega \times \phi \times (\gamma)\text{option} \rightarrow \omega \times \phi \times (\gamma)\text{option}$$

Type γ is used to represent the set of wait statement positions within the statement. It depends on how the statement is built (see section 5.4). All other types (ι , ω and ϕ) only depend on the process the statement is in.

The control state the processor comes from is either one of the wait statement positions or the beginning of the statement. By applying the type operator `option` to γ , one element is added. The elements `any(x)`, where x is some element of type γ are used to indicate wait statement positions. The extra element `none` is used to indicate the beginning.

The control state the processor goes to is either one of the wait statement positions or the end of the statement. Also this set of control states is represented by `option`. The elements `any(x)` are again used to indicate wait statement positions, and the extra element `none` is used to indicate the end of the statement.

Type \mathcal{C} Statements

Type \mathcal{C} statements are formalized similar to type \mathcal{B} statements except that the function is split into a pair of two functions. The first function describes the behaviour when being in the initial state b . Due to the definition of type \mathcal{C} statements, starting from the beginning, the next control state can only be a wait statement position. The first function has the following type:

$$\iota \times \omega \times \phi \rightarrow o \times \phi \times \gamma.$$

The second function describes the behavior starting from some wait statement within the statement. Its type is as follows:

$$\iota \times \omega \times \phi \times \gamma \rightarrow \omega \times \phi \times (\gamma)\text{option}$$

Type \mathcal{C} statements have the following logical type:

$$\begin{aligned} &(\iota \times \omega \times \phi \rightarrow \omega \times \phi \times \gamma) \times \\ &(\iota \times \omega \times \phi \times \gamma \rightarrow \omega \times \phi \times (\gamma)\text{option}) \end{aligned}$$

Conditions

Conditions are used within if-then-else structures and loops. They are represented by predicates on input signals and variable states. Their type is as follows:

$$\iota \times \phi \rightarrow \text{bool}$$

Abbreviation	Original Type
(ι, ω, ϕ) type_a_statement	$\iota \times \omega \times \phi \rightarrow \omega \times \phi$
$(\iota, \omega, \phi, \gamma)$ type_b_statement	$\iota \times \omega \times \phi \times (\gamma)\text{option} \rightarrow \omega \times \phi \times (\gamma)\text{option}$
$(\iota, \omega, \phi, \gamma)$ type_c_statement	$(\iota \times \omega \times \phi \rightarrow \omega \times \phi \times \gamma) \times$ $(\iota \times \omega \times \phi \times \gamma \rightarrow \omega \times \phi \times (\gamma)\text{option})$
(ι, ϕ) condition	$\iota \times \phi \rightarrow \text{bool}$

Table 5.2: Type Abbreviations

Type Abbreviations for Statements and Conditions

In order to simplify the handling with statements and conditions, type abbreviations will be used. Figure 5.2 enlists the type abbreviations and the corresponding types. To switch some term of the original type representation to a term with the new type representation, `mk_type_a_statement`, `mk_type_b_statement`, `mk_type_c_statement`, and `mk_condition` is applied, and `dest_type_a_statement`, `dest_type_b_statement`, `dest_type_c_statement`, and `dest_condition` is applied to switch back. The logical definitions of these type abbreviations are enlisted in appendix B.2.

5.3 Basic Statements

In *ABC*-VHDL, there are four basic statements:

1. signal assignments,
2. variable assignments,
3. null statements, and
4. wait statements

Variable assignments, signal assignments and null are type \mathcal{A} statements. Wait statements are type \mathcal{C} statements.

Signal Assignments

A signal assignment replaces the value of one output signal by the expression given on the right hand side of the signal assignment. Variables are not affected by signal assignments, and the expression on the right hand side only depends on variables and input signals but not of output signals. Therefore signal assignments can unambiguously be described by a function g of type:

$$\iota \times \omega \times \phi \rightarrow \omega$$

Since signal assignments alter only one of the output signals, the output of g equals its output state input, except that exactly one signal is changed.

The function SIGNAL_ASSIGNMENT maps such functions g into an expression of type `type_a_statement`. The new output state is determined by g and the variable state v is left unchanged.

$$\vdash \text{SIGNAL_ASSIGNMENT}(g) = \text{mk_type_a_statements}(\lambda(i, o, v). (g(i, o, v), v))$$

Example: In line 18 of the GCD circuit (figure 4.1) there is the following signal assignment

```
ready <= '0';
```

This signal assignment is represented by the following expression (see line with label 18 in figure 5.3)

$$\text{SIGNAL_ASSIGNMENT}(\lambda((a, b, start), (ready, result), (x, y, z)). (F, result))$$

Expanding the definition of SIGNAL_ASSIGNMENT leads to the following equivalent expression

$$\text{mk_type_a_statement}(\lambda((a, b, start), (ready, result), (x, y, z)). ((F, result), (x, y, z)))$$

Variable Assignments

Variable assignments are just the other way round: a single variable is altered whereas the other variables and the signals remain unchanged. Variable assignments can unambiguously be described by a function g of type $\iota \times \phi \rightarrow \phi$. The function VARIABLE_ASSIGNMENT maps such functions to an expression of type `type_a_statement` :

$$\vdash \text{VARIABLE_ASSIGNMENT}(g) = \text{mk_type_a_statement}(\lambda(i, o, v). (o, g(i, v)))$$

Null Statements

The null statement neither alters the output nor the variables. It is defined by:

$$\vdash \text{NULL_STATEMENT} = \text{mk_type_a_statement}(\lambda(i, o, v). (o, v))$$

Wait Statements

Wait statements are type \mathcal{C} statements. There is exactly one wait statement position within a type \mathcal{C} statement. Therefore, data type one is used to represent γ . The old control state and also the new control state are represented by type `(one)option`. The formal definition is as follows:

$$\vdash \text{WAIT} = \text{mk_type_c_statement}(\lambda(i, o, v). ((\lambda(i, o, v). (o, v, \text{one})), (\lambda(i, o, v, c). (o, v, \text{none}))))$$

The first function describes the behavior when starting from the beginning of the statement. The output and variable state are left unchanged and the process turns to the only possible control state named one.

The second function describes the way from some wait statement position within the statement. Since the set of wait statement positions is represented by the data type one, c is of type one, whose only value is the constant one. The output and variable state are left unchanged and the process turns to none, i.e. the end of the process.

5.4 Compound Statements

In ABC -VHDL, there are three control structures for recursively combining basic statements to compound ones:

1. sequences,
2. if-then-else structures, and
3. while-loops

Control structures will be represented by functions that map tuples of statements and conditions to new (compound) statements. A sequences maps a pair of statements to a compound statement, an if-then-else structure maps a triple consisting of one condition and two statements to a compound structure, and a loop maps a pair consisting of a condition and a statement to a compound statements. The statements which are used as parts of control structures may either be basic statements or themselves be compound statements.

Since type \mathcal{A} , type \mathcal{B} and type \mathcal{C} statements have different logical types, it is not possible to represent each control structure by a single function but by a set of functions for each combination of statements. So there are 9 sequence functions and 9 if-then-else functions. However, there is only a single while-loop function since while loops are only allowed for type \mathcal{C} statement bodies. The type of the compound statement can directly be derived from the types of its parts. Table 5.3 describes, how the type of the compound statement is derived from the types of its parts.

	sequence			if-then-else			while
	\mathcal{A}	\mathcal{B}	\mathcal{C}	\mathcal{A}	\mathcal{B}	\mathcal{C}	
\mathcal{A}	\mathcal{A}	\mathcal{B}	\mathcal{C}	\mathcal{A}	\mathcal{A}	\mathcal{B}	$\mathcal{C} \rightarrow \mathcal{B}$
\mathcal{B}	\mathcal{B}	\mathcal{B}	\mathcal{C}	\mathcal{B}	\mathcal{B}	\mathcal{B}	
\mathcal{C}	\mathcal{C}	\mathcal{C}	\mathcal{C}	\mathcal{C}	\mathcal{B}	\mathcal{B}	

Table 5.3: Construction Rules for Compound Statements

While loops are only allowed for type \mathcal{C} statement bodies in order to avoid infinite loops. Both type \mathcal{A} and type \mathcal{B} statements may run from the beginning to the end position within one simulation cycle, i.e. without reaching a wait statement. While loops with type \mathcal{A} or type \mathcal{B} statement bodies therefore might be executed for an infinite number of times. In such a simulation, the next clock

tick would never be reached, and therefore such a circuit description would not correspond to any real synchronous circuit.

Sequences

Sequence operators map a pair of statements to a compound statement. They are defined for all combinations of statement types. Their names are SEQ_AA, SEQ_AB, SEQ_AC, SEQ_BA, etc. where the last two letters of the operator names indicate the types of the parameters. They are used in infix fashion.

γ represents the set of wait statements within a statement. When combining two statements by means of a sequence, the number of wait statement positions becomes the sum of the number of control statements of its parts. Type \mathcal{A} statements do not contain wait statements. If both parts are type \mathcal{A} statements, then the result also becomes a type \mathcal{A} statement. If one of the parameters is a type \mathcal{A} statement (with no wait statement) and the other statement is a type \mathcal{B} or type \mathcal{C} statement (with at least one wait statement), then the type for representing the wait statement set is inherited from the type \mathcal{B} or type \mathcal{C} statement. If both parameters are type \mathcal{B} or type \mathcal{C} statements, and the set of wait statement positions is represented by γ^1 and γ^2 , respectively, then the type of the compound statement becomes $\gamma^1 + \gamma^2$.

Example

Let x be a type \mathcal{B} statement and y be a type \mathcal{C} statement. Let

$$(\iota, \omega, \phi, \gamma^1)\text{type_b_statement}$$

be the type of x and

$$(\iota, \omega, \phi, \gamma^2)\text{type_c_statement}$$

be the type of y . The compound statement

$$(x \text{ SEQ_BC } y)$$

is a type \mathcal{C} statement (see table 5.3). According to appendix B, its type is

$$(\iota, \omega, \phi, \gamma^1 + \gamma^2)\text{type_c_statement}$$

Therefore, the type of SEQ_BC is

$$\begin{aligned} (\iota, \omega, \phi, \gamma^1)\text{type_b_statement} &\rightarrow (\iota, \omega, \phi, \gamma^2)\text{type_c_statement} \\ &\rightarrow (\iota, \omega, \phi, \gamma^1 + \gamma^2)\text{type_c_statement} \end{aligned}$$

The semantics of the sequence operators are formalized within logic. The definitions describe, how the entire output and transition function of the compound statement is derived from the output and transition function of its parts. You find a complete table in appendix B.3.

Figure 5.4 informally sketches, how a type \mathcal{B} and a type \mathcal{C} statement are “bound” together. In simplified terms, the semantics of a sequence consisting of x and y is as follows:

1. When starting from the beginning or from one of the internal states of x , then first x is evaluated. If the control state of the result is an internal wait statement position of x , then the result of the compound wait statement becomes the result produced so far. If the control state of the result is the end of x , then the output state and the variable state of the result and the current input are used to evaluate y from the beginning state. The result of the evaluation of y becomes the result of the sequence.
2. If the evaluation starts from one of the internal wait statements of y , then this result becomes the result of the entire sequence.




Figure 5.2: Sequence of a Type B and a Type C Statement

If-Then-Else Structures

If-then-else operators map two statements and a condition to a compound statement. They are defined for all combinations of statement types. Their names are IF_THEN_ELSE_AA, IF_THEN_ELSE_AB, etc. where the last two letters of the operator names indicate the types of the statements.

As in sequences, the number of wait statement positions in if-then-else structures is the sum of its parts. So deriving γ for an if-then-else structure is done in the same way.

Example

Let c be a condition and x be a type C statement and y be a type A statement. Let

(ι, ϕ) condition

be the type of c ,

$(\iota, \omega, \phi, \gamma^1)$ type_c_statement

be the type of x and

$(\iota, \omega, \phi, \gamma^2)$ type_a_statement

be the type of y . The compound statement

$(\text{IF_THEN_ELSE_BC } c \ x \ y)$

is a type \mathcal{B} statement (see table 5.3). According to appendix B, its type is

$(\iota, \omega, \phi, \gamma)\text{type_b_statement}$

since the type of SEQ_BC is

$(\iota, \phi)\text{condition} \rightarrow (\iota, \omega, \phi, \gamma)\text{type_c_statement} \rightarrow (\iota, \omega, \phi)\text{type_a_statement} \rightarrow (\iota, \omega, \phi, \gamma)\text{type_b_statement}$

An informal description of the semantics of if-then-else statements:

1. When starting from the beginning, then at first the condition c is evaluated. If the result of the condition is true, then the result of the compound statement is result of the application of the output and transition function of x . Otherwise y is applied.
2. If the evaluation starts from one of the internal wait statements of x , then this result becomes the result of the if-then-else structure.
3. If the evaluation starts from one of the internal wait statements of y , then this result becomes the result of the if-then-else structure.

While-Loops

The while statement operator maps a statement and a condition to a compound statement. While statements are only allowed for type \mathcal{C} statement bodies. Other than type \mathcal{A} and type \mathcal{B} statements, type \mathcal{C} statements cannot be evaluated all at once within one simulation cycle, but are always interrupted by a wait statement. Due to this restriction, while loops with infinite loops, i.e. runs without ever reaching a wait statement, are avoided.

The compound while statement is a type \mathcal{B} statement, since:

1. there are wait statement positions in the body (type \mathcal{C} statement)
2. starting from the beginning, the end may be reached immediately (within one simulation cycle) if the condition fails

The while statement operator is named WHILE_C. Its type is as follows:

$(\iota, \phi)\text{condition} \rightarrow (\iota, \omega, \phi, \gamma)\text{type_c_statement}$
 $\rightarrow (\iota, \omega, \phi, \gamma)\text{type_b_statement}$

The semantics of a $(\text{WHILE_C } c \ x)$ is as follows:

1. When starting from the beginning, then the condition c is evaluated first. If the condition is fulfilled, then the body x is evaluated starting from its beginning state. Since x is a type \mathcal{C} statement, this leads to one of the wait statement positions within x — the end cannot be reached immediately. If the condition is false, then the end is reached immediately.

2. When starting from one of the wait statement positions of the body, the evaluation of the output and transition function of the body may either lead to another wait statement position or to the end of the body. If another wait statement position is reached, then the evaluation of the while loop output and transition function is finished. If the end of the body is reached, then the condition is evaluated and according to the result either the end of the while-statement is reached or the evaluation is proceeded in the beginning. Due to x being a type \mathcal{C} statement, the proceeding in the beginning will lead to a wait statement within the same evaluation cycle.

5.5 Statement Parts

As mentioned in section 4, the behaviour of processes is represented by an output and state transition function f of the corresponding automaton. In *ABC-VHDL*, there are two kinds of processes:

1. type \mathcal{A} processes and
2. type \mathcal{C} processes

Type \mathcal{A} processes

The statement part of a type \mathcal{A} process is a (compound) type \mathcal{A} statement with the following restrictions:

1. there are no variables
2. there are no if-then-else structures
3. there must be a sensitivity list where *all* input signals are enlisted.

The output and transition function f of the corresponding automaton is nothing but the output and transition function of the type \mathcal{A} statement. The function `CLOSE_A` extracts this function from the type a statement. Let x , v and o be the type \mathcal{A} statement in the body, the initial states of the variables and the initial states of the outputs, respectively. The expression `(PROCESS_A (v, o) x)` is used as an abbreviation for `automaton(CLOSE_A x , (v, o))`.

Type \mathcal{A} processes can be used to describe combinatorial circuits. Type \mathcal{A} processes correspond to combinatorial circuit iff no variables are used and in all simulation cycles there is always at least one output signal assignment to each output signal.

Type \mathcal{C} processes

The statement part of a type \mathcal{C} process is a (compound) type \mathcal{C} statement. Type \mathcal{C} statements have no sensitivity list. Due to their wait statements, they are sensitive on changes of the clock signal.

Type \mathcal{C} statements behave as follows: At time 0, the evaluation starts from the beginning and since the body is a type \mathcal{C} statement, some wait statement position will be reached. The end cannot be reached immediately. The initial control state, i.e. the beginning of the process will never be reached again.

In all further steps, the process jumps from one wait statement position to the next. Whenever the end is reached, the evaluation is proceeded in the beginning immediately within the same simulation cycle.

This very much resembles to a while loop with a condition that always holds. But others than while loops, the end is never reached. One could use the WHILE_C loop with an always fulfilled condition to formalize this. The disadvantage of this approach is an extra control state at the end of the statement part. This extra control step would be redundant, since it is unreachable. This has a negative impact as to verification and synthesis techniques (state exploration, state optimization, state encoding).

We therefore chose a formalization that differs from the WHILE_C approach by not adding an this extra control state. The function deriving the functional behavior in terms of f from the type \mathcal{C} statement body is named CLOSE_C.

Other than type \mathcal{A} processes, the state of type \mathcal{C} processes not only consists of variable state and output state, but there is also a control state. Let x be the the type \mathcal{C} statement in the body. The initial variable state v and output state o are derived from the instantiations whereas the initial control state is always none. The expression (PROCESS_C $(v, o) x$) is used as an abbreviation for `automaton(CLOSE_C $x, (v, o, \text{none})$)`.

```

PROCESS_C
  ((0, 0, 0), (F, 0))
  (
    [15,16,17] WHILE_C ( $\lambda((a, b, start), (x, y, z)). \neg(start \neq T)$ ) WAIT SEQ_BC
    [18] SIGNAL_ASSIGNMENT( $\lambda((a, b, start), (ready, result), (x, y, z)). (F, result)$ ) SEQ_AC
    [19] IF_THEN_ELSE_AA (mk_condition( $\lambda((a, b, start), (x, y, z)). a < b$ ))
      (
        [20] VARIABLE_ASSIGNMENT( $\lambda((a, b, start), (x, y, z)). (b, y, z)$ ) SEQ_AA
        [21] VARIABLE_ASSIGNMENT( $\lambda((a, b, start), (x, y, z)). (x, a, z)$ )
      )
      (
        [24] VARIABLE_ASSIGNMENT( $\lambda((a, b, start), (x, y, z)). (a, y, z)$ ) SEQ_AA
        [24] VARIABLE_ASSIGNMENT( $\lambda((a, b, start), (x, y, z)). (x, b, z)$ )
      ) SEQ_AC
    [26] WHILE_C (mk_condition( $\lambda((a, b, start), (x, y, z)). (y = 0)$ ))
      (
        [27] VARIABLE_ASSIGNMENT( $\lambda((a, b, start), (x, y, z)). (x, y, x - y)$ ) SEQ_AC
        [28] WAIT SEQ_CA
        [29] VARIABLE_ASSIGNMENT( $\lambda((a, b, start), (x, y, z)). (y, y, z)$ ) SEQ_AA
        [30] VARIABLE_ASSIGNMENT( $\lambda((a, b, start), (x, y, z)). (x, z, z)$ )
      ) SEQ_BC
    [32] SIGNAL_ASSIGNMENT( $\lambda((a, b, start), (ready, result), (x, y, z)). (T, result)$ ) SEQ_AC
    [33] SIGNAL_ASSIGNMENT( $\lambda((a, b, start), (ready, result), (x, y, z)). (ready, x)$ ) SEQ_AC
    [34] WAIT
  )

```

Figure 5.3: Logical representation of the GCD circuit

Appendix A

Syntax of *ABC*-VHDL

A.1 Conventions

Italic words are used to indicate syntactical expressions and type writer font is used for keywords. Syntactical definition is indicated by a `::=` symbol. `a | b` is used to indicate an alternative, `[a]` is used to indicate an optional expression and `{a}` is used to indicate, that the expression may be used n times in a series (with $n \in \{0, 1, \dots\}$). All symbols except `|`, `{`, `}`, `[`, `]` indicate keywords. Some source text is part of the *ABC*-VHDL language, if it can be matched with the syntactical expression *vhdl_programm* according to the syntax rules recursively describing it (see section A.3).

A.2 Basic Expressions

- *entity_identifier*, *architecture_identifier*, *component_identifier*, *signal_identifier*, *variable_identifier* and *library_identifier*:

Arbitrary, user defined names used to indicate entities, architectures, components, signals, variable and libraries. Keywords are not allowed as identifiers. Identifiers of the same group and with the same scope must differ. Also variable identifiers and signal identifiers with the same scope must differ.

- *subtype_indication*:

One of the data types defined in the type table (see section 2.3)

- *constant*, *infix_operator*, *prefix_operator* and *functor*:

one of the constants, infix operators, prefix operators and functors defined in the constant table (see section 2.3)

A.3 Syntax Rules

```
architecture_body ::=  
  architecture architecture_identifier of entity_identifier is  
  architecture_declarative_part begin {concurrent_statement} end  
  [architecture_identifier] ;
```

```

architecture_declarative_part ::=
    {block_declarative_item}

association_element ::=
    signal_identifier => signal_identifier | signal_identifier

block_declarative_item ::=
    signal_declaration | component_declaration |
    configuration_specification

component_declaration ::=
    component component_identifier port_clause end component ;

component_instantiation_statement ::=
    component_identifier port map ( {association_element ,}
    association_element )

concurrent_signal_assignment_statement ::=
    signal_identifier <= expression ;

concurrent_statement ::=
    [label_identifier :] concurrent_statement_unlabeled

concurrent_statement_unlabeled ::=
    process_statement | component_instantiation_statement |
    concurrent_signal_assignment_statement

configuration_specification ::=
    for instantiation_list : component_identifier use entity
    library_identifier.entity_identifier(architecture_identifier) ;

entity_declaration ::=
    entity entity_identifier is port_clause end [entity_identifier] ;

expression ::=
    variable_identifier |
    signal_identifier |
    constant |
    ( expression ) |
    expression infix_operator expression |
    prefix_operator expression |
    functor ( {expression ,} expression )

if_statement ::=
    if expression then {sequential_statement} {elseif expression then}
    [else sequential_statement]

instantiation ::=
    := expression

instantiation_list ::=
    {label_identifier ,} label_identifier | other | all

```

```

interface_signal_declaration ::=
    {signal_identifier ,} signal_identifier : [mode] subtype_indication
    [instantiation]

library_clause ::=
    library {library_identifier ,} library_identifier ;

loop_statement ::=
    while expression loop {sequential_statement} end loop

mode ::=
    in | out

port_clause ::=
    port ( {interface_signal_declaration ;} interface_signal_declaration ) ;

process_statement ::=
    process [sensitivity_list] {variable_declaration} begin
    {sequential_statement} end process ;

sensitivity_list ::=
    ( {signal_identifier ,} signal_identifier )

sequential_statement ::=
    wait_statement | signal_assignment_statement |
    variable_assignment_statement | if_statement | loop_statement

signal_assignment_statement ::=
    signal_identifier <= expression

signal_declaration ::=
    signal {signal_identifier ,} signal_identifier ; subtype_indication
    [instantiation] ;

variable_assignment_statement ::=
    variable_identifier := expression

variable_declaration ::=
    variable {variable_identifier ,} variable_identifier :
    subtype_indication [instantiation]

vhdl_declaration ::=
    entity_declaration | architecture_body | library_clause

vhdl_program ::=
    {vhdl_declaration}

wait_statement ::=
    wait until signal_identifier = '1' ;

```


Appendix B

Semantics of *ABC*-VHDL

B.1 Basics

Type Constants

bool

one

num

(α) option

$\alpha + \beta$

Constants

T : bool

F : bool

one : one

0 : num

SUC : num \rightarrow num

none : (α) option

any : $\alpha \rightarrow (\alpha)$ option

INL : $\alpha \rightarrow (\alpha + \beta)$

INR : $\beta \rightarrow (\alpha + \beta)$

PRIMREC_bool : bool $\rightarrow \alpha \rightarrow \alpha \rightarrow \alpha$

PRIMREC_one : one $\rightarrow \alpha \rightarrow \alpha$

PRIMREC_num : num $\rightarrow \alpha \rightarrow (\alpha \rightarrow \text{num} \rightarrow \alpha) \rightarrow \alpha$

PRIMREC_option : (α)option $\rightarrow \beta \rightarrow (\alpha \rightarrow \beta) \rightarrow \beta$

PRIMREC_sum : ($\alpha + \beta$) $\rightarrow (\alpha \rightarrow \gamma) \rightarrow (\beta \rightarrow \gamma) \rightarrow \gamma$

Theorems

$\vdash \forall a b. \exists^1 f.$
 $(f T = a) \wedge$
 $(f F = b)$

$\vdash (\forall a b. \text{PRIMREC_bool } T a b = a) \wedge$
 $(\forall a b. \text{PRIMREC_bool } F a b = b)$

$\vdash \forall a. \exists^1 f.$
 $f \text{one} = a$

$\vdash \forall a.$
 $\text{PRIMREC_one one } a = a$

$\vdash \forall a b. \exists^1 f.$
 $(f 0 = a) \wedge$
 $(\forall c. f(\text{SUC } c) = b (f c) c)$

$\vdash (\forall a b. \text{PRIMREC_num } 0 a b = a) \wedge$
 $(\forall a b c. \text{PRIMREC_num } (\text{SUC } c) a b = b (\text{PRIMREC_num } c a b) c)$

$\vdash \forall a b. \exists^1 f.$
 $(f \text{none} = a) \wedge$
 $(\forall c. f(\text{any } c) = b c)$

$\vdash (\forall a b. \text{PRIMREC_option none } a b = a) \wedge$
 $(\forall a b c. \text{PRIMREC_option } (\text{any } c) a b = b c)$

$\vdash \forall a b. \exists^1 f.$
 $(\forall c. f(\text{INL } c) = a c) \wedge$
 $(\forall c. f(\text{INR } c) = b c)$

$\vdash (\forall a b c. \text{PRIMREC_sum } (\text{INL } c) a b = a c) \wedge$
 $(\forall a b c. \text{PRIMREC_sum } (\text{INR } c) a b = b c)$

B.2 Type Abbreviations

Type Constants

$(\iota, \omega, \phi)\text{type_a_statement}$
 $(\iota, \omega, \phi, \gamma)\text{type_b_statement}$
 $(\iota, \omega, \phi, \gamma)\text{type_c_statement}$
 $(\iota, \phi)\text{condition}$

Constants

$\text{mk_type_a_statement} :$
 $(\iota \times \omega \times \phi \rightarrow \omega \times \phi)$
 $\rightarrow (\iota, \omega, \phi)\text{type_a_statement}$

$\text{dest_type_a_statement} :$
 $(\iota, \omega, \phi)\text{type_a_statement}$
 $\rightarrow (\iota \times \omega \times \phi \rightarrow \omega \times \phi)$

$\text{mk_type_b_statement} :$
 $(\iota \times \omega \times \phi \times (\gamma)\text{option} \rightarrow \omega \times \phi \times (\gamma)\text{option})$
 $\rightarrow (\iota, \omega, \phi, \gamma)\text{type_b_statement}$

$\text{dest_type_b_statement} :$
 $(\iota, \omega, \phi, \gamma)\text{type_b_statement}$
 $\rightarrow (\iota \times \omega \times \phi \times (\gamma)\text{option} \rightarrow \omega \times \phi \times (\gamma)\text{option})$

$\text{mk_type_c_statement} :$
 $(\iota \times \omega \times \phi \rightarrow \omega \times \phi \times \gamma) \times (\iota \times \omega \times \phi \times \gamma \rightarrow \omega \times \phi \times (\gamma)\text{option})$
 $\rightarrow (\iota, \omega, \phi, \gamma)\text{type_c_statement}$

$\text{dest_type_c_statement} :$
 $(\iota, \omega, \phi, \gamma)\text{type_c_statement}$
 $\rightarrow (\iota \times \omega \times \phi \rightarrow \omega \times \phi \times \gamma) \times (\iota \times \omega \times \phi \times \gamma \rightarrow \omega \times \phi \times (\gamma)\text{option})$

Theorems

$\vdash \forall a. \exists^! f.$
 $\quad \forall b. f(\text{mk_type_a_statement } b) = a \ b$

$\vdash \forall x. \text{mk_type_a_statement}(\text{dest_type_a_statement } x) = x$

$\vdash \forall x. \text{dest_type_a_statement}(\text{mk_type_a_statement } x) = x$

$\vdash \forall a. \exists^! f.$
 $\quad \forall b. f(\text{mk_type_b_statement } b) = a \ b$

$\vdash \forall x. \text{mk_type_b_statement}(\text{dest_type_b_statement } x) = x$

$\vdash \forall x. \text{dest_type_b_statement}(\text{mk_type_b_statement } x) = x$

$\vdash \forall a. \exists^1 f.$
 $\forall b. f(\text{mk_type_c_statement } b) = a$

$\vdash \forall x. \text{mk_type_c_statement}(\text{dest_type_c_statement } x) = x$

$\vdash \forall x. \text{dest_type_c_statement}(\text{mk_type_c_statement } x) = x$

$\vdash \forall a. \exists^1 f.$
 $\forall b. f(\text{mk_condition } b) = a$

$\vdash \forall x. \text{mk_condition}(\text{dest_condition } x) = x$

$\vdash \forall x. \text{dest_condition}(\text{mk_condition } x) = x$

B.3 *ABC*-VHDL Statements and Processes

Constants

negate_condition :
 $(\iota, \phi)\text{condition} \rightarrow (\iota, \phi)\text{condition}$

SIGNAL_ASSIGNMENT :
 $(\iota \times \omega \times \phi \rightarrow \omega)$
 $\rightarrow (\iota, \omega, \phi)\text{type_a_statement}$

VARIABLE_ASSIGNMENT :
 $(\iota \times \phi \rightarrow \phi)$
 $\rightarrow (\iota, \omega, \phi)\text{type_a_statement}$

NULL_STATEMENT :
 $(\iota, \omega, \phi)\text{type_a_statement}$

WAIT :
 $(\iota, \omega, \phi, \text{one})\text{type_c_statement}$

SEQ_AA :
 $(\iota, \omega, \phi)\text{type_a_statement} \rightarrow (\iota, \omega, \phi)\text{type_a_statement}$
 $\rightarrow (\iota, \omega, \phi)\text{type_a_statement}$

SEQ_AB :
 $(\iota, \omega, \phi)\text{type_a_statement} \rightarrow (\iota, \omega, \phi, \gamma)\text{type_b_statement}$
 $\rightarrow (\iota, \omega, \phi, \gamma)\text{type_b_statement}$

SEQ_AC :
 $(\iota, \omega, \phi)\text{type_a_statement} \rightarrow (\iota, \omega, \phi, \gamma)\text{type_c_statement}$
 $\rightarrow (\iota, \omega, \phi, \gamma)\text{type_c_statement}$

SEQ_BA :
 $(\iota, \omega, \phi, \gamma)\text{type_b_statement} \rightarrow (\iota, \omega, \phi)\text{type_a_statement}$
 $\rightarrow (\iota, \omega, \phi, \gamma)\text{type_b_statement}$

SEQ_BB :
 $(\iota, \omega, \phi, \gamma^1)\text{type_b_statement} \rightarrow (\iota, \omega, \phi, \gamma^2)\text{type_b_statement}$
 $\rightarrow (\iota, \omega, \phi, \gamma^1 + \gamma^2)\text{type_b_statement}$

SEQ_BC :
 $(\iota, \omega, \phi, \gamma^1)\text{type_b_statement} \rightarrow (\iota, \omega, \phi, \gamma^2)\text{type_c_statement}$
 $\rightarrow (\iota, \omega, \phi, \gamma^1 + \gamma^2)\text{type_c_statement}$

SEQ_CA :
 $(\iota, \omega, \phi, \gamma)\text{type_c_statement} \rightarrow (\iota, \omega, \phi)\text{type_a_statement}$
 $\rightarrow (\iota, \omega, \phi, \gamma)\text{type_c_statement}$

SEQ_CB :
 $(\iota, \omega, \phi, \gamma^1)\text{type_c_statement} \rightarrow (\iota, \omega, \phi, \gamma^2)\text{type_b_statement}$
 $\rightarrow (\iota, \omega, \phi, \gamma^1 + \gamma^2)\text{type_c_statement}$

CLOSE_A :
 $(\iota, \omega, \phi)\text{type_a_statement}$
 $\rightarrow \iota \times \omega \times \phi \rightarrow \omega \times \omega \times \phi$

PROCESS_A :
 $\omega \times \phi \rightarrow (\iota, \omega, \phi)\text{type_a_statement}$
 $\rightarrow (\text{num} \rightarrow \iota) \rightarrow \text{num} \rightarrow \omega$

CLOSE_C :
 $(\iota, \omega, \phi, \gamma)\text{type_c_statement}$
 $\rightarrow \iota \times (\omega \times \phi) \times (\gamma)\text{option} \rightarrow \omega \times (\omega \times \phi) \times (\gamma)\text{option}$

PROCESS_C :
 $\omega \times \phi \rightarrow (\iota, \omega, \phi, \gamma)\text{type_c_statement}$
 $\rightarrow (\text{num} \rightarrow \iota) \rightarrow (\text{num} \rightarrow \omega)$

Theorems

$\vdash \forall \text{cond. negate_condition } \text{cond} =$
 $\text{mk_condition}(\neg \circ \text{dest_condition } \text{cond})$

$\vdash \forall f. \text{SIGNAL_ASSIGNMENT } f =$
 $\text{mk_type_a_statement}(\lambda(\text{si}, \text{so}, \text{sq}). f((\text{si}, \text{so}, \text{sq}), \text{sq}))$

$\vdash \forall f. \text{VARIABLE_ASSIGNMENT } f =$
 $\text{mk_type_a_statement}(\lambda(\text{si}, \text{so}, \text{sq}). (\text{so}, f(\text{si}, \text{sq})))$

$\vdash \text{NULL_STATEMENT} =$
 $\text{mk_type_a_statement}(\lambda(\text{si}, \text{so}, \text{sq}). (\text{so}, \text{sq}))$

$\vdash \text{WAIT} =$
 $\text{mk_type_c_statement}$
 $((\lambda(\text{si}, \text{so}, \text{sq}). (\text{so}, \text{sq}, \text{one})), (\lambda(\text{si}, \text{so}, \text{sq}, \text{ss}). (\text{so}, \text{sq}, \text{none})))$

$\vdash \forall pf, pg.$
 $(pf \text{ SEQ_AA } pg) =$
 $\text{mk_type_a_statement}$
 $(\lambda(\text{si}, \text{so}, \text{sq}).$
 $\text{let } (\text{so}, \text{sq}) = \text{dest_type_a_statement } pf(\text{si}, \text{so}, \text{sq}) \text{ in}$
 $\text{let } (\text{so}, \text{sq}) = \text{dest_type_a_statement } pg(\text{si}, \text{so}, \text{sq}) \text{ in}$
 $(\text{so}, \text{sq}))$

$\vdash \forall pf, pg.$
 $(pf \text{ SEQ_AB } pg) =$
 $\text{mk_type_b_statement}$
 $(\lambda(\text{si}, \text{so}, \text{sq}, \text{ss}).$
 $\text{let } (\text{so}, \text{sq}) = \text{dest_type_a_statement } pf(\text{si}, \text{so}, \text{sq}) \text{ in}$
 $\text{let } (\text{so}, \text{sq}, \text{ss}) = \text{dest_type_b_statement } pg(\text{si}, \text{so}, \text{sq}, \text{ss}) \text{ in}$
 $(\text{so}, \text{sq}, \text{ss}))$

$$\begin{aligned}
&\vdash \forall pf, pg. \\
&\quad (pf \text{ SEQ_AC } pg) = \\
&\quad \text{mk_type_c_statement} \\
&\quad (\text{let } (pga, pgb) = \text{dest_type_c_statement } pg \text{ in} \\
&\quad \quad (\lambda (si, so, sq). \\
&\quad \quad \quad \text{let } (so, sq) = \text{dest_type_a_statement } pf (si, so, sq) \text{ in} \\
&\quad \quad \quad \text{let } (so, sq, ss) = pga (si, so, sq) \text{ in} \\
&\quad \quad \quad ((so, sq, ss), pgb))) \\
&\vdash \forall pf, pg. \\
&\quad (pf \text{ SEQ_BA } pg) = \\
&\quad \text{mk_type_b_statement} \\
&\quad (\lambda (si, so, sq, ss). \\
&\quad \quad \text{let } (so, sq, ss) = \text{dest_type_b_statement } pf (si, so, sq, ss) \text{ in} \\
&\quad \quad \quad \text{PRIMREC_option } ss \\
&\quad \quad \quad (\text{let } (so, sq) = \text{dest_type_a_statement } pg (si, so, sq) \text{ in} \\
&\quad \quad \quad \quad (so, sq, ss)) \\
&\quad \quad \quad (\lambda \text{ dummy. } so, sq, ss))) \\
&\vdash \forall pf, pg. \\
&\quad (pf \text{ SEQ_BB } pg) = \\
&\quad (\text{let } pfs = \text{dest_type_b_statement } pf \text{ in} \\
&\quad \text{let } pgs = \text{dest_type_b_statement } pg \text{ in} \\
&\quad \quad \text{mk_type_b_statement} \\
&\quad \quad (\lambda (si, so, sq, ss12opt). \\
&\quad \quad \quad \text{PRIMREC_option } ss12opt \\
&\quad \quad \quad (\text{let } (so, sq, ss1opt) = pfs (si, so, sq, \text{none}) \text{ in} \\
&\quad \quad \quad \quad \text{PRIMREC_option } ss1opt \\
&\quad \quad \quad \quad (\text{let } (so, sq, ss2opt) = pgs (si, so, sq, \text{none}) \text{ in} \\
&\quad \quad \quad \quad \quad (so, sq, \text{PRIMREC_option } ss2opt \text{ none } (\lambda ss2. \text{any}(\text{INR } ss2)))) \\
&\quad \quad \quad \quad (\lambda ss1. so, sq, \text{any}(\text{INL } ss1))) \\
&\quad \quad \quad (\lambda ss12. \text{PRIMREC_sum } ss12 \\
&\quad \quad \quad \quad (\lambda ss1. \\
&\quad \quad \quad \quad \quad \text{let } (so, sq, ss1opt) = pfs (si, so, sq, \text{any } ss1) \text{ in} \\
&\quad \quad \quad \quad \quad \quad \text{PRIMREC_option } ss1opt \\
&\quad \quad \quad \quad \quad \quad (\text{let } (so, sq, ss2opt) = pgs (si, so, sq, \text{none}) \text{ in} \\
&\quad \quad \quad \quad \quad \quad \quad (so, sq, \text{PRIMREC_option } ss2opt \text{ none } (\lambda ss2. \text{any}(\text{INR } ss2)))) \\
&\quad \quad \quad \quad \quad (\lambda ss1. so, sq, \text{any}(\text{INL } ss1))) \\
&\quad \quad \quad \quad (\lambda ss2. \text{let } (so, sq, ss2opt) = pgs (si, so, sq, \text{any } ss2) \text{ in} \\
&\quad \quad \quad \quad \quad (so, sq, \text{PRIMREC_option } ss2opt \text{ none } (\lambda ss2. \text{any}(\text{INR } ss2)))))))))
\end{aligned}$$

$$\begin{aligned}
&\vdash \forall pf, pg. \\
&\quad (pf \text{ SEQ_BC } pg) = \\
&\quad \text{mk_type_c_statement} \\
&\quad (\text{let } (pga, pgb) = \text{dest_type_c_statement } pg \text{ in} \\
&\quad \text{let } pfs = \text{dest_type_b_statement } pf \text{ in} \\
&\quad (\lambda (si, so, sq). \\
&\quad \quad \text{let } (so, sq, ss1opt) = pfs (si, so, sq, \text{none}) \text{ in} \\
&\quad \quad \text{PRIMREC_option } ss1opt \\
&\quad \quad (\text{let } (so, sq, ss2) = pga (si, so, sq) \text{ in} \\
&\quad \quad \quad so, sq, \text{INR } ss2) \\
&\quad \quad (\lambda ss1. so, sq, \text{INL } ss1)), \\
&\quad (\lambda (si, so, sq, ss12). \\
&\quad \quad \text{PRIMREC_sum } ss12 \\
&\quad \quad (\lambda ss1. \\
&\quad \quad \quad \text{let } (so, sq, ss1opt) = pfs (si, so, sq, \text{any } ss1) \text{ in} \\
&\quad \quad \quad \text{PRIMREC_option } ss1opt \\
&\quad \quad \quad (\text{let } (so, sq, ss2) = pga (si, so, sq) \text{ in} \\
&\quad \quad \quad \quad (so, sq, \text{any } (\text{INR } ss2))) \\
&\quad \quad \quad (\lambda ss1. so, sq, \text{any } (\text{INL } ss1))) \\
&\quad \quad (\lambda ss2. \\
&\quad \quad \quad \text{let } (so, sq, ss2opt) = pgb (si, so, sq, ss2) \text{ in} \\
&\quad \quad \quad (so, sq, \text{PRIMREC_option } ss2opt \text{ none } (\lambda ss2. \text{any } (\text{INR } ss2))))))
\end{aligned}$$

$$\begin{aligned}
&\vdash \forall pf, pg. \\
&\quad (pf \text{ SEQ_CA } pg) = \\
&\quad \text{mk_type_c_statement} \\
&\quad (\text{let } (pfa, pfb) = \text{dest_type_c_statement } pf \text{ in} \\
&\quad \quad (pfa, \\
&\quad \quad (\lambda (si, so, sq, ss). \\
&\quad \quad \quad \text{let } (so, sq, ssopt) = pfb (si, so, sq, ss) \text{ in} \\
&\quad \quad \quad \text{PRIMREC_option } ssopt \\
&\quad \quad \quad (\text{let } (so, sq) = \text{dest_type_a_statement } pg (si, so, sq) \text{ in} \\
&\quad \quad \quad \quad (so, sq, \text{none})) \\
&\quad \quad \quad (\lambda ss. so, sq, ssopt))))
\end{aligned}$$

$$\begin{aligned}
&\vdash \forall pf, pg. \\
&\quad (pf \text{ SEQ_CB } pg) = \\
&\quad \text{mk_type_c_statement} \\
&\quad (\text{let } (pfa, pfb) = \text{dest_type_c_statement } pf \text{ in} \\
&\quad \text{let } pgs = \text{dest_type_b_statement } pg \text{ in} \\
&\quad \quad ((\lambda (si, so, sq). \\
&\quad \quad \quad \text{let } (so, sq, ss1) = pfa (si, so, sq) \text{ in} \\
&\quad \quad \quad \quad (so, sq, \text{INL } ss1)), \\
&\quad \quad (\lambda (si, so, sq, ss12). \\
&\quad \quad \quad \text{PRIMREC_sum } ss12 \\
&\quad \quad \quad (\lambda ss1. \\
&\quad \quad \quad \quad \text{let } (so, sq, ss1opt) = pfb (si, so, sq, ss1) \text{ in} \\
&\quad \quad \quad \quad \quad \text{PRIMREC_option } ss1opt \\
&\quad \quad \quad \quad \quad (\text{let } (so, sq, ss2opt) = pgs (si, so, sq, \text{none}) \text{ in} \\
&\quad \quad \quad \quad \quad \quad (so, sq, \text{PRIMREC_option } ss2opt \text{ none } (\lambda ss2. \text{any}(\text{INR } ss2)))) \\
&\quad \quad \quad \quad (\lambda ss1. (so, sq, \text{any}(\text{INL } ss1)))) \\
&\quad \quad \quad (\lambda ss2. \\
&\quad \quad \quad \quad \text{let } (so, sq, ss2opt) = pgs (si, so, sq, \text{any } ss2) \text{ in} \\
&\quad \quad \quad \quad \quad (so, sq, \text{PRIMREC_option } ss2opt \text{ none } (\lambda ss2. \text{any}(\text{INR } ss2))))))
\end{aligned}$$

$$\begin{aligned}
&\vdash \forall pf, pg. \\
&\quad (pf \text{ SEQ_CC } pg) = \\
&\quad \text{mk_type_c_statement} \\
&\quad (\text{let } (pfa, pfb) = \text{dest_type_c_statement } pf \text{ in} \\
&\quad \text{let } (pga, pgb) = \text{dest_type_c_statement } pg \text{ in} \\
&\quad \quad ((\lambda (si, so, sq). \\
&\quad \quad \quad \text{let } (so, sq, ss1) = pfa (si, so, sq) \text{ in} \\
&\quad \quad \quad \quad (so, sq, \text{INL } ss1)), \\
&\quad \quad (\lambda (si, so, sq, ss12). \\
&\quad \quad \quad \text{PRIMREC_sum } ss12 \\
&\quad \quad \quad (\lambda ss1. \\
&\quad \quad \quad \quad \text{let } (so, sq, ss1opt) = pfb (si, so, sq, ss1) \text{ in} \\
&\quad \quad \quad \quad \quad \text{PRIMREC_option } ss1opt \\
&\quad \quad \quad \quad \quad (\text{let } (so, sq, ss2) = pga (si, so, sq) \text{ in} \\
&\quad \quad \quad \quad \quad \quad (so, sq, \text{any}(\text{INR } ss2))) \\
&\quad \quad \quad \quad \quad (\lambda ss1. (so, sq, \text{any}(\text{INL } ss1)))) \\
&\quad \quad \quad (\lambda ss2. \\
&\quad \quad \quad \quad \text{let } (so, sq, ss2opt) = pgb (si, so, sq, ss2) \text{ in} \\
&\quad \quad \quad \quad \quad (so, sq, \text{PRIMREC_option } ss2opt \text{ none } (\lambda ss2. \text{any}(\text{INR } ss2))))))
\end{aligned}$$

$$\begin{aligned}
&\vdash \forall cond, pf, pg. \\
&\quad \text{IF_THEN_ELSE_AA } cond \text{ } pf \text{ } pg = \\
&\quad \text{mk_type_a_statement} \\
&\quad (\lambda (si, so, sq). \\
&\quad \quad (\text{dest_condition } cond (si, sq)) \Rightarrow \\
&\quad \quad \quad (\text{dest_type_a_statement } pf (si, so, sq)) \mid \\
&\quad \quad \quad (\text{dest_type_a_statement } pg (si, so, sq)))
\end{aligned}$$

$\vdash \forall cond, pf, pg.$
 $IF_THEN_ELSE_AB\ cond\ pf\ pg =$
 $mk_type_b_statement$
 $(\lambda(si, so, sq, ss).$
 $\quad let\ pgs = dest_type_b_statement\ pg\ in$
 $\quad PRIMREC_option\ ss$
 $\quad ((dest_condition\ cond\ (si, sq)) \Rightarrow$
 $\quad \quad (let\ (so, sq) = dest_type_a_statement\ pf\ (si, so, sq)\ in$
 $\quad \quad \quad (so, sq, none)) \mid$
 $\quad \quad (pgs(si, so, sq, none)))$
 $\quad (\lambda ss. pgs(si, so, sq, anyss)))$

$\vdash \forall cond, pf, pg.$
 $IF_THEN_ELSE_AC\ cond\ pf\ pg =$
 $mk_type_b_statement$
 $(let\ (pga, pgb) = dest_type_c_statement\ pg\ in$
 $\quad \lambda(si, so, sq, ss\ opt).$
 $\quad PRIMREC_option\ ss\ opt$
 $\quad ((dest_condition\ cond\ (si, sq)) \Rightarrow$
 $\quad \quad (let\ (so, sq) = dest_type_a_statement\ pf\ (si, so, sq)\ in$
 $\quad \quad \quad (so, sq, none)) \mid$
 $\quad \quad (let\ (so, sq, ss) = pga(si, so, sq)\ in$
 $\quad \quad \quad (so, sq, anyss)))$
 $\quad (\lambda ss. pgb(si, so, sq, ss)))$

$\vdash \forall cond, a, b.$
 $IF_THEN_ELSE_BA\ cond\ a\ b =$
 $IF_THEN_ELSE_AB\ (negate_condition\ cond)\ b\ a$

$\vdash \forall cond, pf, pg.$
 $IF_THEN_ELSE_BB\ cond\ pf\ pg =$
 $mk_type_b_statement$
 $(\lambda(si, so, sq, ss1\ 2\ opt).$
 $\quad let\ pfs = dest_type_b_statement\ pf\ in$
 $\quad let\ pgs = dest_type_b_statement\ pg\ in$
 $\quad PRIMREC_option\ ss1\ 2\ opt$
 $\quad ((dest_condition\ cond\ (si, sq)) \Rightarrow$
 $\quad \quad (let\ (so, sq, ss1\ opt) = pfs(si, so, sq, none)\ in$
 $\quad \quad \quad (so, sq, PRIMREC_option\ ss1\ opt\ none\ (\lambda ss1. any(INL\ ss1)))) \mid$
 $\quad \quad (let\ (so, sq, ss2\ opt) = pgs(si, so, sq, none)\ in$
 $\quad \quad \quad (so, sq, PRIMREC_option\ ss2\ opt\ none\ (\lambda ss2. any(INR\ ss2))))$
 $\quad (\lambda ss12.$
 $\quad PRIMREC_sum\ ss12$
 $\quad (\lambda ss1.$
 $\quad \quad let\ (so, sq, ss1\ opt) = pfs(si, so, sq, anyss1)\ in$
 $\quad \quad \quad (so, sq, PRIMREC_option\ ss1\ opt\ none\ (\lambda ss1. any(INL\ ss1))))$
 $\quad (\lambda ss2.$
 $\quad \quad let\ (so, sq, ss2\ opt) = pgs(si, so, sq, anyss2)\ in$
 $\quad \quad \quad (so, sq, PRIMREC_option\ ss2\ opt\ none\ (\lambda ss2. any(INR\ ss2))))))$

$\vdash \forall cond, pf, pg.$
 $IF_THEN_ELSE_BC\ cond\ pf\ pg =$
 $mk_type_b_statement$
 $(let\ (pga,\ pgb) = dest_type_c_statement\ pg\ in$
 $\lambda(si, so, sq, ss12opt).\ let\ pfs = dest_type_b_statement\ pf\ in$
 $PRIMREC_option\ ss12opt$
 $((dest_condition\ cond(si, sq)) \Rightarrow$
 $(let\ (so, sq, ss1opt) = pfs\ (si, so, sq, none)\ in$
 $(so, sq, PRIMREC_option\ ss1opt\ none\ (\lambda ss1.\ any(INL\ ss1))))\ |$
 $(let\ (so, sq, ss2) = pga(si, so, sq)\ in$
 $(so, sq, any(INR\ ss2))))$
 $(\lambda ss12.$
 $PRIMREC_sum\ ss12$
 $(\lambda ss1.$
 $let\ (so, sq, ss1opt) = pfs(si, so, sq, any\ ss1)\ in$
 $(so, sq, PRIMREC_option\ ss1opt\ none\ (\lambda ss1.\ any(INL\ ss1))))$
 $(\lambda ss2.$
 $let\ (so, sq, ss2opt) = pgb(si, so, sq, ss2)\ in$
 $(so, sq, PRIMREC_option\ ss2opt\ none\ (\lambda ss2.\ any(INR\ ss2))))))$

$\vdash \forall cond, a, b.$
 $IF_THEN_ELSE_CA\ cond\ a\ b =$
 $IF_THEN_ELSE_AC\ (negate_condition\ cond)\ b\ a$

$\vdash \forall cond, a, b.$
 $IF_THEN_ELSE_CB\ cond\ a\ b =$
 $IF_THEN_ELSE_BC\ (negate_condition\ cond)\ b\ a$

$\vdash \forall cond, pf, pg.$
 $IF_THEN_ELSE_CC\ cond\ pf\ pg =$
 $mk_type_c_statement$
 $(let\ (pfa, pfb) = dest_type_c_statement\ pf\ in$
 $let\ (pga, pgb) = dest_type_c_statement\ pg\ in$
 $((\lambda(si, so, sq).$
 $(dest_condition\ cond(si, sq)) \Rightarrow$
 $(let\ (so, sq, ss1) = pfa(si, so, sq)\ in$
 $(so, sq, INL\ ss1))$
 $(let\ (so, sq, ss2) = pga(si, so, sq)\ in$
 $(so, sq, INR\ ss2))),$
 $(\lambda(si, so, sq, ss12).$
 $PRIMREC_sum\ ss12\ (\lambda ss1.$
 $let\ (so, sq, ss1opt) = pfb(si, so, sq, ss1)\ in$
 $(so, sq, PRIMREC_option\ ss1opt\ none\ (\lambda ss1.\ any(INL\ ss1))))$
 $(\lambda ss2.$
 $let\ (so, sq, ss2opt) = pgb(si, so, sq, ss2)\ in$
 $(so, sq, PRIMREC_option\ ss2opt\ none\ (\lambda ss2.\ any(INR\ ss2))))))$

$\vdash \forall cond, pf.$
 WHILE_C $cond\ pf =$
 mk_type_b_statement
 (let (pfa, pfb) = dest_type_c_statement pf in
 let $conds = dest_condition\ cond$ in
 $\lambda(si, so, sq, ssopt).$
 PRIMREC_option $ssopt$
 (($conds(si, sq)$) \Rightarrow
 (let (so, sq, ss) = $pfa(si, so, sq)$ in
 ($so, sq, anyss$)) |
 ($so, sq, none$))
 ($\lambda ss.$
 let ($so, sq, ssopt$) = $pfb(si, so, sq, ss)$ in
 PRIMREC_option $ssopt$
 (($conds(si, sq)$) \Rightarrow
 (let (so, sq, ss) = $pfa(si, so, sq)$ in
 ($so, sq, anyss$))
 ($so, sq, none$))($\lambda ss. (so, sq, ssopt)$)))

$\vdash \forall pf.$
 CLOSE_C $pf =$
 (let (pfa, pfb) = dest_type_c_statement pf in
 $\lambda(si, (so', sq), ssopt).$
 PRIMREC_option $ssopt$
 (let (so, sq, ss) = $pfa(si, so', sq)$ in
 ($so', (so, sq), anyss$))
 ($\lambda ss.$
 let ($so, sq, ssopt$) = $pfb(si, so', sq, ss)$ in
 PRIMREC_option $ssopt$
 (let (so, sq, ss) = $pfa(si, so, sq)$ in
 ($so', (so, sq), anyss$))
 ($\lambda ss. (so', (so, sq), anyss)$)))

$\vdash \forall z0, pf.$
 PROCESS_C $z0\ pf =$
 automaton (CLOSE_C $pf, z0, none$)

$\vdash \forall pf.$
 CLOSE_A $pf =$
 ($\lambda(si, so', sq).$
 let (so, sq) = dest_type_a_statement pf (si, so', sq) in
 (so', so, sq))

$\vdash \forall z0, pf.$
 PROCESS_A $z0\ pf =$
 automaton(CLOSE_A $pf, z0$)

Appendix C

Standard *ABC*-VHDL Type and Constant Semantics

The following tables only describe the default settings. Arbitrary mappings may be defined.

C.1 Translation for *ABC*-VHDL Types

<i>ABC</i> -VHDL	HOL
boolean	bool
std_logic	bool
positive	num

C.2 Translation for *ABC*-VHDL Constants

<i>ABC</i> -VHDL	HOL
'0'	F
'1'	T
not	\neg
and	\wedge
or	\vee
mod	MOD
div	DIV
=	$=$
/=	$\lambda(a, b). \neg(a = b)$
-	-
+	+
<	<
>	>
0,1,2,...	0,1,2,...

Bibliography

- [BGGH92] R. Boulton, A. Gordon, M. Gordon, J. Herbert, and J. van Tassel. Experiences with Embedding hardware description languages in HOL. In V. Stavridou, T.F. Melham, and R. Boute, editors, *Conference on Theorem Provers in Circuit Design*, IFIP Transactions A-10, pages 129–156. North-Holland, 1992.
- [BrFK94] Peter T. Breuer, Luis Sanchez Fernandez, and Carlos Delgado Kloos. Clean formal semantics for VHDL. In *EDAC '94*, pages 641–647, Paris, France, 1994. IEEE Computer Society Press.
- [DaJS93] W. Damm, B. Josko, and R. Schlör. A net-based semantics for VHDL. In Robert Werner, editor, *EURO-DAC '93*, pages 514–519, Hamburg, Germany, 1993. IEEE Computer Society Press.
- [DeOd93] Alain Debreil and Philippe Oddo. Synchronous designs in VHDL. In Robert Werner, editor, *EURO-DAC '93*, pages 486–491, Hamburg, Germany, 1993. IEEE Computer Society Press.
- [EiKu95] D. Eisenbiegler and R. Kumar. An automata theory dedicated towards formal circuit synthesis. In *Higher Order Logic Theorem Proving and Its Applications*, Aspen Grove, Utah, USA, September 1995. Springer.
- [HaDa86] F.K. Hanna and N. Daeche. Specification and verification of digital systems using higher-order predicate logic. *IEE Proc. Pt. E*, 133(3):242–254, 1986.
- [Melh88] F. Melham. Automating recursive type definitions in higher order logic. Technical Report 140, University of Cambridge Computer Laboratory, 1988.
- [OlCo93] S. Olcoz and J.M. Colom. A petri net approach for the analysis of VHDL descriptions. In *CHARME93*, number 683 in Lecture Notes in Computer Science, pages 15–26, Arles, France, May 1993. Springer Verlag.
- [ReKr93b] R. Reetz and T. Kropf. Hardwarebeschreibungssprachen und formale Verifikation. Technical Report SFB358-C2-4/93, Universität Karlsruhe, Institut für Rechnerentwurf und Fehlertoleranz, September 1993. <http://goethe.ira.uka.de/hvg/techreports/SFB358-C2-4-93.ps.gz>.

Index

- ABC*-VHDL
 - differences, 6
- architectures
 - declaration, 9
 - formal representation, 9
- association elements, 11
- automaton, 15

- component declarations, 11
- component instantiations, 11
- concurrent signal assignments, 11
- concurrent statements, 9, 11
- conditions
 - formal representation, 18
- constants, 6
- control structures, 21

- entity declarations, 8
- expressions, 6

- functions, 6

- if-then-else structures, 23

- labels, 11
- libraries, 8

- null statements, 20

- operators, 6

- processes, 13
 - process state, 13
 - type \mathcal{A} , 25
 - type \mathcal{C} , 25

- sequences of statements, 22
- sequential statements, 16
 - classification, 16
- shortcircuits, 12
- signal assignments, 19
- signal declarations, 9
- signal instantiations, 9, 11
- statement part, 13
- statements
 - type \mathcal{A} , 17
 - type \mathcal{B} , 18
 - type \mathcal{C} , 18
- structures
 - formal representation, 10
 - restrictions, 12

- types, 6

- variable assignments, 20

- wait statements, 20
- while-loops, 24

- zero-delay-cycles, 12