



High-speed, low-latency readout system with real-time trigger based on GPUs

IEEE- 20th Real Time Conference, 5-10 June 2016. Padova, Italy

M. Caselle, L.E. Ardila, M. Balzer, S. Chilingaryan, T. Dritschler, A. Kopmann, H. Mohr, L. Rota, M. Vogelgesang, M. Weber

KIT, Institut für Prozessdatenverarbeitung und Elektronik M. Caselle



Outline



Motivations

- Hardware implementation based on "Direct-GPU" technology
- Performance: Bandwidth & Latency
- Track finding algorithm based on GPU
- Results and GPU limitations
- Conclusions & what's next

See: Thomas Schuh, this conference ID: RTA1_59



L1 trigger will require **reconstruction of charged particles** with transverse momentum > ~2 GeV/c

CMS – L1 track trigger system



How to find the tracks in \sim 5 µs with high efficiency and acceptable fake rates?

	Patter recognition	Fitting	Slices
Associative	Large bank of pattern stored in a dedicated AM chip	PCA, Hough transform,	48 = 8x6 (φxη)
Memory		Retina (FPGA)	Loading balancing time
Tracklet algorithm	conventional road-based track	linearized χ² fit	168 = 28x6 (φxη)
	search (FPGA)	(FPGA)	4 x (BX)
Time-multiplexed architecture	Hough transform (FPGA) → See: Thomas Schuh	(FPGA)	324= 36x9 (φxη) and time multiplexing of 24 x (BX)

CMS – L1 track trigger system



How to find the tracks in \sim 5 µs with high efficiency and acceptable fake rates?

	Patter recognition	Fitting	memories
Associative	Large bank of patter store	isands of associative	, יxη)
Memory		sands of FPGAs	∟oading balancing time
Trackle HW archite	(ASICs) and thou	linearized χ² fit	168 = 28x6 (φxη)
	search (FPGA)	(FPGA)	4 x (BX)
Time-Multiplexed architecture	Hough transform (FPGA)	(FPGA)	324= 36x9 (φxη) and time multiplexing of 24 x (BX)

What about GPUs for L1 track finding ?

How performs a GPU L1 track system compared to current HW systems (AMs + FPGAs) ?



Hough Transform on GPU



Accumulation points with high vote will correspond to real tracks

Why Hough transform on GPU?

Highly parallel computing \rightarrow optimized to execute simultaneously the same operation on many different data (Single-Instruction on Multiple Data)

The Hough transform is naturally amenable to a high degree of parallelization, as the parameter space calculation for each hit (stub) is independent of all other hits (Stub) in the event/tracks.

\rightarrow Consequently, it is a natural candidate for implementation on a GPU



Total latency = latency (FPGA <-> Syst. Mem.) + latency (syst. Mem. <-> GPU) + latency (GPU process)



20th IEEE- Real Time Conference, 5-10 June 2016. Padova - Italy. M. Caselle

6

Advanced Data transfer with "GPU-Direct"



One-sided data transfer latency 1.15 µs (average), jitter < 100 ns



One-sided data transfer latency 1.15 µs (average), jitter < 100 ns

High-flexibility readout card

- Processing unit
 - Xilinx Virtex 7 FPGA (XC7VX330T-2 FFG1761)

> 2 x High Pin Counter FMC connectors:

- VITA 57 compliant
- 320 single-ended or 160 diff. signals @ 9 GHz
- 12 MGT I/O @ 13.1 Gb/s

> High performance Memory: DDR3

- 64 lanes @ 1866 Mb/s → 119 Gb/s
- 4 GByte
- PCIe Gen 3 x 16 lanes

> PCBs:

- 16 layer metals stack / Nelco N4000-13 EP SI
- Picosecond time controlled transmission lines





Data throughput up to 130 Gb/s full duplex

Ref: A PCIe DMA Architecture for Multi-Gigabyte Per Second Data Transmission, DOI: 10.1109/TNS.2015.2426877, IEEE-Real time 2014 26-30 May. Nara Japan





Firmware architecture



✓ KIT-Direct Memory Access \rightarrow operating both **Bus Master/Slave** modes

Scatter-Gather mechanism" where descriptors located inside FPGA in both ring-buffer

or memory dynamical allocation are possible.

Compatible with (NVIDIA, AMD) GPUs and system memory

✓ PCI Express/DMA Linux 32-64 bits driver → **READY**

Readout system – performance / comparison



AMD → FirePro W9100 (OpenCL ver. 2.0) NVIDIA → Tesla K40 (CUDA ver. 7.5)



Data throughput over **6.5 GB/s** very close to maximum theoretical limit for PCIe Gen 3 (max payload limited to 128 Byte by GPUs)

Readout system – performance / comparison





NVIDIA: Latency < 2 μ s, jitter < 30 ns

AMD: Latency < 1.3 μ s, jitter < 50ns three PCIe transactions

Both GPUs vendors present an excellent latency performance.

GPU limitations – kernel latency

How much time is necessary to synchronize the FPGA data with the launching of the kernel?



Expected GPU limitation for real-time application



GPU limitations – kernel latency

How much time is necessary to synchronize the FPGA data with the launching of the kernel?



NVIDIA shows a very low kernel latency. Drastically reduction → expected new CUDA release (see: *state of GPUDirect technologies*, Davide Rossetti)



Hough Transform on GPU – preliminary results



Tracker detector segmentation 288 sectors (32 in ϕ and 9 in η) \rightarrow like FPGA Hough transform implementation by *Thomas Schuh, this conference ID: RTA1_59*

ightarrow Comparison between GPU and FPGA implementation using same algorithm and same data input



15 20th IEEE- Real Time Conference, 5-10 June 2016. Padova - Italy. M. Caselle

KIT, Institut für Prozessdatenverarbeitung und Elektronik

Hough Transform on GPU – preliminary results



16 20th IEEE- Real Time Conference, 5-10 June 2016. Padova - Italy. M. Caselle

KIT, Institut für Prozessdatenverarbeitung und Elektronik

pT track finding by GPUs – first demonstrator





Conclusions & What's next



- ✓ First demonstrator of L1 track trigger for CMS based on Hough transform (GPUs) have been developed for both GPU vendors (NVIDIA and AMD):
- A total latency of **30 μs** has been achieved with KIT-DMA and NVIDIA GPUs
 What's next
- ✓ Characterization/optimization of the Hough transform algorithm:
 - Merging of DMA Hough transform kernels \rightarrow expected a total time \sim 9 us
 - ✓ Comparison between OpenCL and CUDA and FPGAs (Thomas Schuh, ID: RTA1_59)
- Significant technological evolution can be expected in the coming years, GPUs and FPGA can obtain full benefit with a timely development schedule.
 - ✓ Develop a next demonstrator based on Ultrascale+ Xilinx family:
 - Next generation of GPUs and NVLink @NVIDIA high-speed bidirectional bus protocol to exchange up to 320 Gb/s
- ✓ NVLink in FPGA for high bandwidth zero latency communication

... Room for improvements ...





Thank you for your attention



Backup slides

CMS phase II tracker readout chain



Extreme challenge: reconstruct O(100) tracks from O(10k) stubs at 40 MHz

	Patter recognition	Fitting	Slices
Associative	Large bank of patter stored in a dedicated AM chip	PCA, Hough transform,	48 = 8x6 (φxη)
Memory		Retina (FPGA)	Loading balancing time
Tracklet algorithm	conventional road-based	linearized χ² fit	168 = 28x6 (φxη)
	track search (FPGA)	(FPGA)	4x (BX)
Time-Multiplexed architecture	Hough transform (FPGA)	?	5 sectors in φ and time multiplexing of 24

What's about GPUs for L1 track finding?

→ To reduce the hardware devices (AMs + FPGAs) and increase the trigger flexibility

CMS and new tracker detector for fast pT dissemination



The goal of the L1 Track Finding system is to reconstruct the tracks of primary particles with pT > 2 GeV and discard as many as possible of all the other stubs.

P_T Modules for track trigger: 2S

2S module

5cm×90µm AC coupled strips (both sides) pitch, ~10x10cm²,P~4W

Front-end electronics (CBC chips), specialized for strips features top/bottom sensor correlation



Low-mass mechanical structures optimized for cooling

CIC (Concentrator IC): FE chip data sparsification

Data link: Low-power GigaBit Transceiver (LpGBT) + laser driver currently under development

DC/DC converter (already foreseen in Phase-1 pixel project) 10-12V lines: lower current, lower material

P_T Modules for track trigger: PS

PS module

2.4cm×100µm AC coupled strips + 1.5mm×100µm DC coupled macro pixels, ~5x10cm²,P~6-8W

Front-end electronics, specialized for strips (SSA chip) and pixels (MPA chip), features top/bottom sensor correlation





Low-mass mechanical structures optimized for cooling

CIC (Concentrator IC): FE chip data sparsification

Data link: Low-power GigaBit Transceiver (LpGBT) + laser driver currently under development

DC/DC converter (already foreseen in Phase-1 pixel project) 10-12V lines: lower current, lower material

GPUDirect vs NVLINK (NVIDIA)





GPUDirect communication



NVLINK communication

NVIDIA® NVLink[™] is a high-bandwidth, energy-efficient interconnect that enables ultra-fast communication between the CPU and GPU, and between GPUs. The technology allows data sharing at rates 5 to 12 times faster than the traditional PCIe Gen3 interconnect, resulting in dramatic speed-ups in application performance and creating a new breed of high-density, flexible servers for accelerated computing

See more at: http://www.nvidia.com/object/nvlink.html#sthash.7RlpyR8X.dpu

K40 (NVIDIA)





Novel concept of DMA (KIT)



Operations:

- 1. GPU memory allocation (nvidia_p2p_get_pages() or clCreateBuffer() OpenCL).
- → write the "Bus addresses" into FPGA descriptor memory, addr.surface_bus_address() OpenCL
- 2. Start DMA data transfer
- 3. DMA load the descriptor from the memory and fetch the DATA
- 4. Data transfer from FPGA \rightarrow to GPU memory block (defined by descriptor)
- 5. DMA Update the Status for GPU kernel \rightarrow number of blocks written, current descriptor address
- 6. DMA receive the current descriptor read by driver and therefore free for the next block transfers

Readout system – performance / comparison



Time (µs)



28 20th IEEE- Real Time Conference, 5-10 June 2016. Padova - Italy. M. Caselle

KIT, Institut für Prozessdatenverarbeitung und Elektronik

