

## 論文の内容の要旨

論文題目 Study on  $\text{La}_2\text{O}_3/\text{InGaAs}$  MOS interfaces and the application to InGaAs MOSFETs  
( $\text{La}_2\text{O}_3/\text{InGaAs}$  MOS界面とMOSFETへの応用に関する研究)

氏名 張志宇

InGaAs has been seen as one of promising III-V semiconductor material for fabricating high performance nMOSFET in the upcoming 5 nm node CMOS technology because of its light electron mass ( $0.0411 m_0$ ) and high electron mobility ( $13800 \text{ cm}^2/\text{V}\cdot\text{s}$ ). However, unlike conventional channel material Si, which can be easily passivated by  $\text{SiO}_2$  to have good interface between channel and gate insulator, the  $sp^3$  hybrid electron orbital of InGaAs make InGaAs difficult to be passivated such that there is always a large amount of interface states between InGaAs and gate insulator, which may degrade the subthreshold slope ( $S. S.$ ) and the mobility in InGaAs MOSFET. The interface state density ( $D_{it}$ ) of InGaAs MOS structures is usually larger than  $10^{12} \text{ cm}^{-2}\cdot\text{eV}^{-1}$ , over an order larger than Si. Therefore, to reduce the interface state density is a critical issue to improve InGaAs MOSFET performance.

In this thesis, the improvement of InGaAs MOS interfaces by atomic-layer-deposited (ALD)  $\text{La}_2\text{O}_3$  was studied. It is found that the  $\text{La}_2\text{O}_3$  can have good passivation on InGaAs not only because it is a trivalent oxide, which has the same electron count with InGaAs, but the intermixing layer of  $\text{As}_2\text{O}_3$  is formed between

La<sub>2</sub>O<sub>3</sub> and InGaAs, which further reduces the  $D_{it}$ . The recorded-low  $D_{it}$  value on InGaAs of  $3 \times 10^{11} \text{ cm}^{-2}\text{-eV}^{-1}$  was obtained in Au/ La<sub>2</sub>O<sub>3</sub>/InGaAs MOS capacitors.

In addition, in order to make use of the good interface of La<sub>2</sub>O<sub>3</sub>/InGaAs to fabricate InGaAs MOSFET, the impact of gate metal on La<sub>2</sub>O<sub>3</sub>/InGaAs MOS interfaces was also investigated. It is found that thinner capacitance equivalent thickness (CET) and less slow traps can be obtained by using W as gate metal on La<sub>2</sub>O<sub>3</sub>/InGaAs. The reaction of W on La<sub>2</sub>O<sub>3</sub>/InGaAs was analyzed by X-ray photoelectron spectroscopy (XPS). We found that the interfacial layer of As<sub>2</sub>O<sub>3</sub> between La<sub>2</sub>O<sub>3</sub> and InGaAs was reduced during PMA such that the CET was decreased but  $D_{it}$  was increased. The reaction is similar to the scavenging effect on high-k/Si MOS interfaces. For those advantages and process compatibility of W gate to La<sub>2</sub>O<sub>3</sub>/InGaAs, W can be seen as a good candidate for gate metal to fabricate La<sub>2</sub>O<sub>3</sub>/InGaAs MOSFET.

The energy distributions of slow traps density at W/La<sub>2</sub>O<sub>3</sub>/InGaAs MOS interfaces were also evaluated. By measuring the hysteresis with elaborately changing the range of  $V_g$  sweep in  $C$ - $V$  measurement, we characterized the distributions of slow traps at W/La<sub>2</sub>O<sub>3</sub>/InGaAs MOS interfaces that more slow traps distributed from the midgap toward valence band and less distributed around conduction band edge in the InGaAs MOS band diagram. The distributions allow the performance of W/La<sub>2</sub>O<sub>3</sub>/InGaAs  $n$ MOSFET being less influenced by the slow traps because  $n$ MOSFET turns on while the position of Fermi level is around conduction band edge.

Then the W/La<sub>2</sub>O<sub>3</sub>/InGaAs MOSFETs has been successfully fabricated. High-k/InGaAs MOSFET with small  $S$ .  $S$ . was realized by La<sub>2</sub>O<sub>3</sub>/InGaAs MOS interfaces due to its low  $D_{it}$ . Also, by the low  $D_{it}$  in La<sub>2</sub>O<sub>3</sub>/InGaAs MOS interfaces, the carriers transporting through the channel of La<sub>2</sub>O<sub>3</sub>/InGaAs MOSFET is more immune

from the carrier trapping, providing higher reliability of positive bias temperature instability (PBTI). The scattering effect on mobility of  $\text{La}_2\text{O}_3/\text{InGaAs}$  MOSFET was also elaborately analyzed by Hall mobility measurement. The overview of the applications of  $\text{La}_2\text{O}_3/\text{InGaAs}$  MOS interfaces to InGaAs MOSFET was given in this thesis.

In the end, we firstly found the ferroelectric-like characteristic in  $\text{W}/\text{La}_2\text{O}_3/\text{InGaAs}$  MOS structures. The ferroelectricity in  $\text{W}/\text{La}_2\text{O}_3/\text{InGaAs}$  MOS structures was examined by electrical analysis on the hysteresis in  $C$ - $V$  measurement and  $P$ - $E$  hysteresis loop. Due to the ferroelectric-like characteristic in  $\text{W}/\text{La}_2\text{O}_3/\text{InGaAs}$  MOS structures,  $\text{W}/\text{La}_2\text{O}_3/\text{InGaAs}$  MOSFET was found to be having negative capacitance FET (NCFET) properties. The prospects of utilizing  $\text{W}/\text{La}_2\text{O}_3/\text{InGaAs}$  MOSFET to realize steep slope transistor with subthreshold slope ( $S. S.$ ) lower than 60 mV/dec were also discussed.

In this thesis, we clarified the physical origin of interface state on InGaAs and obtained the recorded-low  $D_{it}$  on InGaAs by ALD- $\text{La}_2\text{O}_3$ . The InGaAs MOSFET with  $\text{La}_2\text{O}_3$  as gate insulator has been successfully fabricated with elaborate analysis on the mobility, reliability and the slow traps distribution. On the other hand, a new functionality of ferroelectricity in  $\text{W}/\text{La}_2\text{O}_3/\text{InGaAs}$  MOS structures was firstly demonstrated. This research provides an insight into gate stacks technology on InGaAs for further improving the performance of InGaAs MOSFETs, and proposes a feasibility of realizing steep slope transistors by  $\text{W}/\text{La}_2\text{O}_3/\text{InGaAs}$  gate stacks we developed.