

## Numerical predictions of a novel 3D stacked power-SoC structure based on hexagonal-BN

著者	Sato Yoshiki, Ono Kota, Matsumoto Satoshi					
journal or	Proceedings of Integrated Power Conversion and					
publication title	Power Management (PwrSoc 2018)					
year	2018-10					
URL	http://hdl.handle.net/10228/00007067					

# Numerical predictions of a novel 3D stacked power-SoC structure based on hexagonal-BN

Yoshiki Sato<sup>1</sup>, Kota Ono<sup>1</sup>, and Satoshi Matsumoto<sup>1</sup>

#### Masataka Hasegawa<sup>2</sup>

#### 1: KYUSHU INSTITUTE OF TECHNOLOGY, Japan

#### 2: NATIONAL INSTITUTE OF ADOVANCED INDUSTRIAL SCIENCE AND TECHNOLOGY

#### Abstract

Recently, power-SoC has been attracting attentions because it can realize ultimate miniaturization of power supply. The silicon-on-insulator (SOI) technology is one of the promising candidates for realizing power-SoC because this technology is suitable for high frequency switching, that is resulting from its smaller parasitic capacitance. However, the conventional SOI structure has a problem of self-heating because of low thermal conductivity of SiO<sub>2</sub>. In such situations, hexagonal-BN(h-BN) is attractive for the buried insulator layer of SOI because it has higher thermal conductivity with atomically flat surface (Ra of h-BN < 0.25 nm). In this paper, we evaluate the thermal performance of a 3D stacked power SoC utilizing h-BN as an insulator and thermal interface material through numerical simulations. We also discuss the impact of the through-silicon-via (TSV) for heat dissipation.

#### **Brief Description and Figures**

The schematic cross sections of the 3D stacked power-SoC[1] with TSV and without TSV are shown in Figs.1 (a) and (b), respectively. Two insulator and silicon layers are stacked in this study. We use h-BN[2,3] and SiO<sub>2</sub> as *Insulator\_1* and/or *Insulator\_2*. The upper Si layer(Si\_2) is covered with SiO<sub>2</sub>. The materials constants and thermal conductivities of used in the simulations are listed in Table 1. Thickness of Insulator\_1 and Insulator\_2 are 0.5 µm and 1.0  $\mu$ m, respectively. The relative permittivity of h-BN is almost the same as that of SiO<sub>2</sub>. This means that breakdown voltage of the power device fabricated on h-BN is almost the same as that fabricated on SiO<sub>2</sub> because these devices are basically Silicon on Insulator(SOI) structure and breakdown voltage is determined by SOI Reduced Surface Field Principle[4]. We numerically estimate temperatures of the active Si layer at center using ANSYS Fluent[5]. In simulations, we consider only heat conduction. We give amount of heat which is correspond to keeping temperature of 473 K for Si\_1 layer (Si\_1 layer as a heat source) of the 3D stacked power-SoC when we use SiO<sub>2</sub> as Insulator\_1 and Insulator\_2. Temperature at center of Si\_1 are shown in Fig. 2 when we use Si\_1 layer as a heat source. Figs.2 shows that temperature of the heat source is about 70 K lower when h-BN is used for Insulator\_1 or Insulator\_2 because the thermal conductivity of h-BN is higher than that of SiO<sub>2</sub>. The heat exhaust performance is

further improved when h-BN is used for both insulators. TSV can effectively suppress temperature increase by around 10-20 K in each insulator materials. Thermal conductivity of Cu used as TSV is 398 W/(m  $\cdot$  K), which is the highest in this structure. Dependence of the temperature of the 3D power SoC on position of the heat source is shown in Figs. 3. TSVs are inserted. When *Si*\_2 layer is used as a heat source, temperature is higher because active *Si*\_2 layer is covered with SiO<sub>2</sub> (Fig.3). Therefore, we implement the heat source such as microprocessor at lower Si layer(*Si*\_1).





n	Material	Density [kg/m³]	Thermal conductivity [W/(m ⋅ K)]		Specific heat [J/(kg · K)]	Relative permittivity (ɛr)			
h	Si	2330	145		713	11.9			
	SiO <sub>2</sub>	2650	1.38		760	3.9			
n		2100	Vertical	2	800	4.0			
II-DIN	II-DIN		Horizontal	390					

Table 1 Material constants









3D power SoC on position of the heat source

### **Key Contributions**

The h-BN based 3D stacked power SoC shows better thermal exhaust performance compared with  $SiO_2$  based one. Hexagonal-BN based 3D stacked power-SoC with TSV further improves heat exhaust performance. The simulation results also show that heat source should implement lower Si layer.

#### [References]

[1] K. Hiura, Y. Ikeda, Y. Hino, and S.Matsumoto, , Japanese Journal of Applied Physics, vol.56. No. 4 04CR13, 2017.

[2]I . Jo, et al., Nano Lett., 13, 550-554, 2013.

[3] S. M. Kim, et al., Nature communications, 6, 8662, 2015.

[4] S-K. Chung, et al., IEEE Electron Device Lett. , vol.17, 22-24, 1996.

[5]http://www.afs.enea.it/project/neptunius/docs/fluent/html/ug/main\_pre.html