



Salgado-Herrera, N.M. and Anaya-Lara, O. and Campos-Gaona, D. and Medina-Rios, A. and Tapia-Sanchez, R. and Rodriguez-Rodriguez, J.R. (2018) Active Front-End converter applied for the THD reduction in power systems. In: 2018 IEEE Power & Energy Society General Meeting (PESGM). IEEE, Piscataway, NJ. ISBN 9781538677032 , <http://dx.doi.org/10.1109/PESGM.2018.8586414>

This version is available at <https://strathprints.strath.ac.uk/67241/>

Strathprints is designed to allow users to access the research output of the University of Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights for the papers on this site are retained by the individual authors and/or other copyright owners. Please check the manuscript for details of any other licences that may have been applied. You may not engage in further distribution of the material for any profitmaking activities or any commercial gain. You may freely distribute both the url (<https://strathprints.strath.ac.uk/>) and the content of this paper for research or private study, educational, or not-for-profit purposes without prior permission or charge.

Any correspondence concerning this service should be sent to the Strathprints administrator: strathprints@strath.ac.uk

Active Front-End converter applied for the THD reduction in power systems

N.M. Salgado-Herrera, O. Anaya-Lara, D. Campos-Gaona
Institute for Energy and Environment,
University of Strathclyde,
Glasgow, G1 1XW, UK
nadia.salgado-herrera@strath.ac.uk
olimpo.anaya-lara@eee.strath.ac.uk,
d.campos-gaona@strath.ac.uk

A. Medina-Rios, R. Tapia-Sánchez.
FIE, División de estudios de posgrado
UMSNH
Morelia, CP 58030, México.
amedinr@gmail.com,
rtsanchez@dep.fie.umich.mx

J.R. Rodríguez-Rodríguez
Universidad Nacional Autónoma de México; Facultad de Ingeniería; Departamento de Energía Eléctrica. Coyoacán, Ciudad de México.
E-mail: jr_386@hotmail.com

Abstract—The Active Front-End (AFE) converter topology is generated by modifying a conventional back-to-back converter, from using a single VSC to use pVCS connected in parallel. The AFE configuration improves the capability, efficiency and reliability of energy conversion devices connected to the power system. In this paper, a novel technique to reduce the total harmonic distortion (THD) in an AFE converter topology is proposed and analyzed. The THD reduction is achieved by applying a phase shift angle in the SPWM switching signals of each AFE converter VSC. To verify the functionality and robustness of the proposed methodology, the power system simulation in Matlab-Simulink is analyzed for a type-4 wind turbine converter with total power output of 9MW. The obtained simulation results show a THD reduction up to 2.5 for AFE connected to the power network.

Index Terms—Active-Front-End, back-to-back, wind energy system.

I. INTRODUCTION

Back-to-back converters play a significant role in modern wind energy systems (WES), since nowadays these are used in wind turbines, as type-3 that constitutes the majority of the commercial applications of variable speed; and type-4 that makes use of B2B to condition and inject the wind power to the AC grid. The B2B converter in a type-4 WT decouples the power network dynamics from the generator; this is advantageous in terms of grid fault ride-through capabilities [1-3]. However, the type-4 wind turbine implementation results in higher cost than type-3 WTs since in each turbine the B2B converter must be full-scale and transfer electric power, up to 10MW [4]. In addition, full-scale B2B injects a higher Total Harmonic Distortion (THD) into the AC grid (due of the magnified size of the B2B converter) [5]. Notwithstanding, by modifying the VSCs structure of a conventional B2B configuration and with the connection of pVSCs in parallel, it is possible to provide a viable and efficient solution to improve the power transfer capacity and reliability in the power systems quality, at a low cost. This

topology modification is called Active Front-End (AFE) converter [6-7]. Some examples of AFE converter topology can be found in open literature. In [8], the connection of Front-End converters in parallel is used to generate a power factor of ≈ 1 at the WES; however, the paper only analyzes the passive VSC in rectifier mode (that is, the three-phase VSC topology is composed by 6 diodes). Additionally, the work in [8] omits the THD current analysis, which, by having a passive VSC, oscillates around 79% [9]. This THD is much higher than the one reported in this research. In [10] the authors present analytically and experimentally the control method for the current balance in an AFE power converter of 600kVA, however, the authors make the AFE converter analysis connecting only two VSCs in parallel, generating: a THD of 4.32% (this is higher than in our research work with THD of 2.2%).

Based on the above, in this article the modeling and analysis of an AFE converter topology is presented. The AFE converter is formed by three VSCs connected in parallel at both ends of the B2B converter and this is used for the THD reduction in power systems. To verify the functionality and robustness of the proposed methodology, a Matlab-Simulink simulation is carried out for a 9MVA converter system.

II. TOPOLOGY OF THE ACTIVE FRONT-END CONVERTERS

A. Active Front-End Converter

The structure of the AFE converter is composed by two VSCs, where, in the rectifier side, a VSC provides power conversion from medium AC voltage to DC voltage levels, and in the inverter side, a VSC generates the AC voltages, from the DC bus, required by the grid [11]. The AFE converter topology is a modification of the conventional B2B converter where instead of a single VSC, several VSCs are connected in parallel, as shown in Figure 1. This topology has the advantage of: minimized size of each VSC unit, which manages a portion of the total nominal power; a reduced ripple on the injected current, which improves the voltages

quality at the Point of Common Coupling (PCC), an increased equivalent switching frequency, generating a smaller passive filters on AC-side and the reduction of switching losses brings a lower THD [12].




Figure 1 AFE converter topology

III. MODELING OF THE ACTIVE FRONT-END CONVERTER

A. Time-domain relationship of the VSC AC-side rectifier/inverter.

The input-output power transfers between delivering voltage node $[v_i(t)]_{r,j}^{h,j}$ and the receptions voltage node $[v_{pcc}(t)]_{r,j}^{h,j}$ along $[i(t)]_{r,j}^{h,j}$ can be analyzed through the time-domain relationship of the VSC AC-side in the rectifier/inverter given by [13]:

$$\left[\frac{d}{dt} i(t) \right]_{r,j}^{h,j} = \left(\frac{R_{pcc}}{L_{pcc}} \right) [i(t)]_{r,j}^{h,j} \left(\frac{1}{L_{pcc}} \right) [v_i(t)]_{r,j}^{h,j} + \left(\frac{1}{L_{pcc}} \right) [v_{pcc}(t)]_{r,j}^{h,j} \quad (1)$$

where h is the VSC three-phase vector (a,b,c) in rectifier mode, r represents the corresponding elements to the VSC in rectifier mode, j is the VSC three-phase vector (a,b,c) in inverter mode and I represents the corresponding elements to the VSC in inverter mode.

The Equation (1) is represented using the dq reference frame control by equivalent equations based on the Clarke and Park transformation. Then, the dq model derived of the VSC AC-side (1), can be described as:

$$L_{pcc} \left[\frac{d}{dt} i^d(t) \right]_{r,j} = (\ 0 \cdot L_{pcc}) [i^q(t)]_{r,j} (R_{pcc}) [i^d(t)]_{r,j} + [v_i^d(t)]_{r,j} [v_{pcc}^d(t)]_{r,j} \quad (2a)$$

$$L_{pcc} \left[\frac{d}{dt} i^q(t) \right]_{r,j} = (\ 0 \cdot L_{pcc}) [i^d(t)]_{r,j} (R_{pcc}) [i^q(t)]_{r,j} + [v_i^q(t)]_{r,j} [v_{pcc}^q(t)]_{r,j} \quad (2b)$$

The voltages generated by the VSC AC-side are:

$$[v(t)]_{r,j}^{g,k} = (V_{DC}(t)/2) [m(t)]_{r,j}^{g,k} \quad (3)$$

where V_{DC} is the DC-link voltage, g is the dq reference frame components vector of the VSC in rectifier mode and k is the dq reference frame components vector in inverter mode.

The presence of $0 \cdot L_{pcc}$ in (2a) and (2b) indicates the coupled dynamics between $[i^d(t)]_{r,j}$ and $[i^q(t)]_{r,j}$. To decouple such dynamics, $m^d(t)$ and $m^q(t)$ are changed, based in the dq reference frame, i.e.

$$[m^d(t)]_{r,j} = (2/V_{DC}(t)) \left[[U^d(t)]_{r,j} \left((\ 0 \cdot L_{pcc}) [i^q(t)]_{r,j} \right) + [v_{pcc}^d(t)]_{r,j} \right] \quad (4a)$$

$$[m^q(t)]_{r,j} = (2/V_{DC}(t)) \left[[U^q(t)]_{r,j} + \left((\ 0 \cdot L_{pcc}) [i^d(t)]_{r,j} \right) + [v_{pcc}^q(t)]_{r,j} \right] \quad (4b)$$

where $[U^d(t)]_{r,j}$ and $[U^q(t)]_{r,j}$ are two additional control inputs.

By substituting (4a) and (4b) into (2a) and (2b), respectively, a first order lineal system is obtained. Equation (5) describes the VSC AC-side converter plant.

$$[U(t)]_{r,j}^{g,k} = L_{pcc} [di(t)/dt]_{r,j}^{g,k} R_{pcc} [i(t)]_{r,j}^{g,k} \quad (5)$$

Equation (5) is represented in the time domain; its representation in the frequency domain is shown in (6); which describe two decoupled, first-order, linear systems, representing the active and reactive power in the VSC AC-side, these are controlled through $[U(s)]_{r,j}^{g,k}$.

$$[U(s)]_{r,j}^{g,k} = s L_{pcc} [i(s)]_{r,j}^{g,k} R_{pcc} [i(s)]_{r,j}^{g,k} \quad (6)$$

Rewriting equation (6), the transfer function representing the VSC plant in rectifier/inverter mode is given, by

$$[i(s)]_{r,j}^{g,k} = [U(s)]_{r,j}^{g,k} (s L_{pcc} + R_{pcc})^{-1} \quad (7)$$

With the purpose of tracking the DC reference commands in the loop, the proportional-integral (PI) compensators are used to obtain:

$$[U(s)]_{r,j}^{g,k} [k(s)]_{r,j}^{g,k} = \left([i(s)]_{r,j}^{gref,kref} [i(s)]_{r,j}^{g,k} \right) \left((kp/s)(s + (ki/kp)) \right) \quad (8)$$

where kp and ki are the proportional and integral gains, respectively.

The feedback loops $[(s)]_{r,j}^{g,k}$ is:

$$[(s)]_{r,j}^{g,k} = [k(s) \cdot i(s)]_{r,j}^{g,k} = \left[\left(\frac{kp}{s \cdot L_{pcc}} \right) \left(\frac{s + (ki/kp)}{s + (R_{pcc}/L_{pcc})} \right) \right]_{r,j}^{g,k} \quad (9)$$

The plant pole of (9) is $[s = (R_{pcc}/L_{pcc})]_{r,j}^{g,k}$, which is close to the origin. As a consequence, the magnitude and the phase of the loop gain start to drop from a relatively low frequency. In this context, the selection of a new pole through the PI compensator can avoid this behavior. To do this, the plant pole is eliminated by a zero of the PI compensator, being $[s = (ki/kp)]_{r,j}^{g,k}$

The relation between the plant pole and the zero of the PI can be obtained as:

$$[(kp/)/(ki/)] = (R_{pcc}/L_{pcc})_{r,j}^{g,k} \quad (10)$$

where the subscript τ is the time taken by the closed loop of the first order transfer function to act.

Based on (9) the kp and ki are control gains can be defined as:

$$[kp = L_{pcc}/]_{r,j}^{g,k} \quad (11)$$

$$[ki = R_{pcc}/]_{r,j}^{g,k} \quad (12)$$

Finally, the designer can selected τ in the range from 5ms – 0.5ms based on the final applications.

B. Time-domain relationship of the AFE converter DC-side

With the VSC operating in inverter mode the DC-link control is developed. The time-domain relationship of the DC-link of the AFE converter is given by:

$$\left(d(V_{DC}(t))/dt\right) = (I_{DC}(t)/C) - (V_{DC}(t)/(C \times R_{DC})) \quad (13)$$

The sum of currents entering to the capacitor is:

$$I_{DC}(t) = \frac{1}{2} \sum_{j=a}^c m_j^i(t) i_j^i(t) \quad (14)$$

The functionality of the AFE converter requires that [14]:

$$V_{DC} \left| 2(v_{PCCr,L}) \right| \quad (15)$$

By assuming a frequency commutation, f_{com} , ten times higher than the line frequency, f_{line} , that is, $f_{com} > 10 f_{line}$.

C. System parameters design

To determine the values of the $R_{PCCr,I}$ and $L_{PCCr,I}$ elements, the system base parameters are obtained, i.e. the system base current is obtained as:

$$i_{r,I} = 2(P_{PCCr,I}) / (3(v_{PCCr,I})) \quad (16)$$

where $P_{PCCr,I}$ is the power, $v_{PCCr,I}$ is the voltage and $i_{r,I}$ is the current, at the corresponding PCC where each VSC is connected.

The system base impedance is $Z_{r,I} = v_{PCCr,I} / i_{r,I}$; the value of $L_{PCCr,I}$ is selected to be 0.15pu of the system base impedance, that is: $Z_{PCCr,I} = 0.15(Z_{r,I})$; therefore, $L_{PCCr,I}$ is $L_{PCCr,I} = Z_{PCCr,I} / \omega_0$; where ω_0 is the system nominal frequency. The $R_{PCCr,I}$ value varies according to the application, in a range from 0.1Ω to 0.5Ω . The values of the inductance and resistance are used to obtain the system feedback gains, as shown in (11) and (12).

IV. DESCRIPTION OF THE SPWM TECHNIQUE APPLIED IN THE THD REDUCTION

The THD reduction is achieved by modifying the SPWM switching signals in each VSC. The above is carried out by a phase shift angle in each the carrier signals of each VSC; the modulating signal angle is not changed. Finally, the output signals (voltage or current) of each VSC are added. The n-harmonics content is given by the Fourier series expansion, i.e.,

$$f(t) = C_0 + \sum_{n=1}^{\infty} (C_{r,ln} \cos(n \omega t + \theta_n)) \quad (17)$$

where $C_0 = a_0/2$, $C_{r,ln} = \sqrt{a_{r,ln}^2 + b_{r,ln}^2}$, $\theta_n = \tan^{-1}(b_{r,ln}/a_{r,ln})$ and n is the harmonic number.

The magnitude of each harmonic is calculated by,

$$a_{r,ln} = \frac{2}{T} \int_{\tau/2}^{\tau/2} f(t) \cos(n \omega t) d \omega t \quad (18)$$

$$b_{r,ln} = \frac{2}{T} \int_{\tau/2}^{\tau/2} f(t) \sin(n \omega t) d \omega t \quad (19)$$

In this paper, the AFE converter is built with three VSC in parallel. A total phase shift angle analysis at different values is performed, determining the correct phase shift angle between the carrier signals; using this angle in the SPWM generation, it is possible generates the lower THD at the system. The analysis is shown in detail in Table 1.

Table 1 THD equivalent to different phase shift angle.

Total phase shift (θ_p)	Valor θ para cada VCS			%Total Harmonic Distortion (THD)
	θ_1	θ_2	θ_3	
0	0	0	0	6.82%
$\pi/6$	0	$\pi/18$	$\pi/9$	5.73%
$\pi/3$	0	$\pi/9$	$2\pi/9$	3.39%
$\pi/2$	0	$\pi/6$	$\pi/3$	3.45%
$2\pi/3$	0	$2\pi/9$	$4\pi/9$	2.89%
$5\pi/6$	0	$5\pi/18$	$5\pi/9$	3.08%
π	0	$\pi/3$	$2\pi/3$	6.01%
$7\pi/6$	0	$7\pi/18$	$7\pi/9$	7.04%
$4\pi/3$	0	$4\pi/9$	$8\pi/9$	4.26%
$3\pi/2$	0	$\pi/2$	π	2.71%
$5\pi/3$	0	$5\pi/9$	$10\pi/9$	2.86%
$11\pi/6$	0	$11\pi/18$	$11\pi/9$	3.27%
2π	0	$2\pi/3$	$4\pi/3$	4.16%

Through Table 1, it is observed that the THD is lower when an angle of $3\pi/2$ divides the number of VSCs placed in parallel, i.e.:

$$p = (3 / 2) / p \quad (20)$$

where p is the number of VSC connected in parallel and θ_p is the carrier signal switching angle of each VSC.

To calculate the THD in the AFE converter, the individually equivalent circuit of each three-phase VSC is analyzed. Three-phase VSC is represented by,

$$\begin{aligned} 2Z_{r,I} i_{r,Ja} & Z_{r,I} i_{r,Jb} & Z_{r,I} i_{r,Jc} & v_{r,Ja} & v_{r,Jb} & v_{PCCr,Ja} + v_{PCCr,Jb} \\ Z_{r,I} i_{r,Ja} & 2Z_{r,I} i_{r,Jb} & Z_{r,I} i_{r,Jc} & = v_{r,Ja} & v_{r,Jb} & v_{PCCr,Ja} + v_{PCCr,Jb} \\ Z_{r,I} i_{r,Ja} & Z_{r,I} i_{r,Jb} & 2Z_{r,I} i_{r,Jc} & v_{r,Jc} & v_{r,Ja} & v_{PCCr,Jc} + v_{PCCr,Ja} \end{aligned} \quad (21)$$

Using Kirchoff's Current Law (KCL), the currents flowing towards node must be equal to the currents leaving the node, i.e.,

$$i_{r,Jc} = i_{r,Ja} + i_{r,Jb} \quad (22)$$

Replacing equation (22) in (21) gives line-to-line current, i.e.

$$\begin{bmatrix} i_{r,lab} \\ i_{r,lbc} \\ i_{r,lca} \end{bmatrix} = \left(\frac{1}{3Z_{r,I}} \right) \begin{bmatrix} v_{PCCr,Ja} & v_{PCCr,Jb} \\ v_{PCCr,Jb} & v_{PCCr,Jc} \\ v_{PCCr,Jc} & v_{PCCr,Ja} \end{bmatrix} \left(\frac{1}{3Z_{r,I}} \right) \begin{bmatrix} v_{r,Ja} & v_{r,Jb} \\ v_{r,Jb} & v_{r,Jc} \\ v_{r,Jc} & v_{r,Ja} \end{bmatrix} \quad (23)$$

where $v_{PCCr,I}$ represents the PCC voltage, $v_{r,It}$ is the VSC AC-side output voltage and $Z_{r,I}$ the AC-side filter.

The $v_{r,It}$ value depends on their signal modulation. The modulated and carrier signals implement the SPWM technique; these have modulation frequencies of 60Hz (ω_0) and 2000Hz ($f\omega$), respectively. The carrier signal is composed by an up-slope and a down-slope, calculated as,

$$C_{i,p} = 1 \left(\left(\frac{4}{f} \right) \left(\theta_{t_1} \quad p \right) \right) \quad (24)$$

$$C_{i_2,p} = \left(\left(\frac{4}{f} \right) \left(\theta_{t_2} \quad \left(\frac{f}{2} \right) \quad p \right) \right) \quad (25)$$

where $C_{1,2p}$ is the composed carrier signal, θ_p is phase shift angle of each VSC, $f\omega$ is switching frequency of the carrier signal, t_1 is the time for the up-slope, t_2 is the time for the down-slope.

Time t_1 for up-slope is

$$t_1 = \left(\left(\frac{f}{2} \right) + p \right) \quad (26)$$

Time t_2 for down-slope is:

$$\left(\left(\frac{f}{2} \right) + p \right) t_2 = \left(f + p \right) \quad (27)$$

Modulated signals in each VSC are described by the carrier signal time, that is:

$$\begin{aligned} M_{i_1,p}^{h,j} &= \cos(t_1 + \varphi) \\ M_{i_2,p}^{h,j} &= \cos(t_2 + \varphi) \end{aligned} \quad (28)$$

where h,j are the VSC three-phase vectors in rectifier and inverter mode, respectively, and φ is the corresponding angle of each phase in the modulated signal.

The comparison between modulated and carrier signals defines the SPWM signal, its representation is:

$$\begin{aligned} m_{i_1,p}^{h,j} &= \left| M_{i_1,p}^{h,j} C_{i_1,p} \right| \\ m_{i_2,p}^{h,j} &= \left| M_{i_2,p}^{h,j} C_{i_2,p} \right| \end{aligned} \quad (29)$$

Multiplying the SPWM signal and DC voltage amplitude generates the VSCs output voltage for each phase value, i.e.,

$$v_{r,i}^{h,j} = V_{DC} * m_{r,i}^{h,j} \quad (30)$$

The PCC voltage $v_{PCCr,i}^{h,j}$ is,

$$\begin{aligned} v_{i_1,PCCr,i}^{h,j} &= VG \left(\cos \left(\theta_{t_1} + \varphi \right) \right) \\ v_{i_2,PCCr,i}^{h,j} &= VG \left(\cos \left(\theta_{t_2} + \varphi \right) \right) \end{aligned} \quad (31)$$

where VG is AC grid amplitude and φ is the corresponding angle of each phase in the three-phase grid.

The output current in each VSC is calculated as,

$$\begin{aligned} \begin{bmatrix} i_{i_1,r,i}^{g,h} \\ i_{i_2,r,i}^{g,h} \end{bmatrix} &= \frac{1}{(3Z_{R,i})} \begin{bmatrix} v_{i_1,PCCr,i}^{g,h} \\ v_{i_2,PCCr,i}^{g,h} \end{bmatrix} - \frac{1}{(3Z_{r,i})} \begin{bmatrix} v_{i_1,r,i}^{g,h} \\ v_{i_2,r,i}^{g,h} \end{bmatrix} \\ \begin{bmatrix} i_{i_1,r,i}^{g,h} \\ i_{i_2,r,i}^{g,h} \end{bmatrix} &= \frac{1}{(3Z_{R,i})} \begin{bmatrix} v_{i_1,PCCr,i}^{g,h} \\ v_{i_2,PCCr,i}^{g,h} \end{bmatrix} - \frac{1}{(3Z_{r,i})} \begin{bmatrix} v_{i_1,r,i}^{g,h} \\ v_{i_2,r,i}^{g,h} \end{bmatrix} \end{aligned} \quad (32)$$

where $Z_{R,i}$ represents the AC-side filter impedance.

The harmonic content spectrum to obtain the THD is required. By using (18), (19) and (32) the spectrum is calculated as,

$$a_{r,ln} = (2/T) \left[\int_{\theta_{t_1}}^{\theta_{t_1} + \pi} \left(i_{i_1,r,i}^{h,j} \cos(n \theta_{t_1}) \right) d \theta_{t_1} + \int_{\theta_{t_2}}^{\theta_{t_2} + \pi} \left(i_{i_2,r,i}^{h,j} \cos(n \theta_{t_2}) \right) d \theta_{t_2} \right] \quad (33)$$

$$b_{r,ln} = (2/T) \left[\int_{\theta_{t_1}}^{\theta_{t_1} + \pi} \left(i_{i_1,r,i}^{h,j} \sin(n \theta_{t_1}) \right) d \theta_{t_1} + \int_{\theta_{t_2}}^{\theta_{t_2} + \pi} \left(i_{i_2,r,i}^{h,j} \sin(n \theta_{t_2}) \right) d \theta_{t_2} \right] \quad (34)$$

For the harmonic content of the output current signal, the magnitude of the individual harmonics is calculated for each VSC and added, i.e.

$$a_{r,ln1} + a_{r,ln2} + \dots + a_{r,lnp} \quad (35)$$

$$b_{r,ln1} + b_{r,ln2} + \dots + b_{r,lnp} \quad (36)$$

where p is the number of VSCs placed in parallel and n is the number of harmonics.

The THD in the VSC output current is,

$$THDi_{r,out} = \left(\frac{1}{C_{r,1,p}} \right) \sqrt{\sum_{n=2} C_{r,lnp}^2} * 100 \quad (37)$$

where $C_{R,1,p}$ is the fundamental harmonic magnitude and $C_{R,lnp}$ is the n harmonic magnitude. It is obtained as

$$C_{r,lnp} = \sqrt{a_{r,lnp}^2 + b_{r,lnp}^2}$$

A smaller harmonic content in output current is generated within $R_{PCCR,i}$ and $L_{PCCR,i}$ optimal values. This is achieved having a $THDi_{R,out}$ equation based on the LR filter value, i.e.

$$\begin{aligned} i_{r,out} &= i_{r,i1} + i_{r,i2} + \dots + i_{r,ip} \\ i_{r,out} &= \left(\frac{1}{(3Z_{r,i}(1))} (v_{PCCR,i1} \quad v_{r,i1}) \right) + \left(\frac{1}{(3Z_{r,i}(2))} (v_{PCCR,i2} \quad v_{r,i2}) \right) + \dots + \left(\frac{1}{(3Z_{r,i}(p))} (v_{PCCR,ip} \quad v_{r,ip}) \right) \end{aligned} \quad (38)$$

V. RESULTS: CASE OF STUDY

Figure 1 shows the simulated AFE converter. It contains two infinite buses (considered as an ideal voltage source), one to supply the VSC in rectifier mode and the other to supply the VSC in inverter mode. The VSCs are connected to the infinite buses through a AC-side filter impedance, which are formed by three VSCs connected in parallel and each one is designed at power and voltage of 3MVA and 2.5kV, respectively; generating a maximum power transfer of 9MVA.




Figure 2 DC-link voltage behavior

To verify the correct power system operation, the DC-link voltage of Figure 2 is generated at 5kV. The VSC in inverter mode injects the needed active power to keep the DC-link constant at 5kV.




Figure 3 Exchange of active and reactive power in the system

Figure 3a shows an exchange of reactive power, from injecting a power of 6MVA to absorbing a power of 6MVA; this capacity is generated by the VSC in rectifier mode. Figure 3b shows an exchange of active power, generating a power of 7.5MVA; this capacity is generated by the VSC in inverter mode.




Figure 4 voltage and current behavior at the PCCI

The Figure 4 shows the voltage (Figure 4a) and current (Figure 4b) present at the PCCI when the corresponding phase shift in the carriers of each VSC connected in parallel is performed, according to Equation (20).




Figure 5 THD current reduction at the PCCI

Figure 5a shows the current THD at the PCCI without any phase shift between carriers of each VSC of the AFE converter, which corresponds to 6.8%. It can be seen that when the corresponding phase shift is performed in the carriers, the current THD is reduced to 2.7%, as shown in Figure 5b. The Figure shows the harmonics magnitude reduction or even their elimination, once the phase shift between carriers is made. The THD was reduced approximately 2.5 times.

CONCLUSIONS

In this paper has been analyzed the AFE converter topology, whose its modification starts from use a single VSC to use pVCS connected in parallel.

This topology has been used for effective THD reduction, through the variation in the SPWM technique applied to each VSC and a phase shift in each carrier signal angle of each VSC, while the keeping constant the modulating signal angle.

Finally, the current output signals of each VSC have been added to obtain the n-harmonics content. By Fourier series expansion a current THD reduction up to 2.5 times was achieved by using the AFE converter topology in the power network.

REFERENCES

- [1] M. Abdelrahem, C. Hackl, Z. Zhang and R. Kennel, "Robust Predictive Control for Direct-Driven Surface-Mounted Permanent-Magnet Synchronous Generators Without Mechanical Sensors," in *IEEE Transactions on Energy Conversion*, vol. PP, no. 99, pp. 1-1.
- [2] M. Davari and Y. A. R. I. Mohamed, "Robust DC-Link Voltage Control of a Full-Scale PMSG Wind Turbine for Effective Integration in DC Grids," in *IEEE Transactions on Power Electronics*, vol. 32, no. 5, pp. 4021-4035, May 2017.
- [3] R. Peña-Alzola, D. Campos-Gaona, P. F. Ksiazek and M. Ordóñez, "DC-Link Control Filtering Options for Torque Ripple Reduction in Low-Power Wind Turbines," in *IEEE Transactions on Power Electronics*, vol. 32, no. 6, pp. 4812-4826, June 2017.
- [4] G. Estay, L. Vattuone, S. Kouro, M. Duran and B. Wu, "Dual-boost-NPC converter for a dual three-phase PMSG wind energy conversion system," 2012 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES), Bengaluru, 2012, pp. 1-6.
- [5] C. J. Smith, C. J. Crabtree and P. C. Matthews, "Impact of wind conditions on thermal loading of PMSG wind turbine power converters," in *IET Power Electronics*, vol. 10, no. 11, pp. 1268-1278, 9 9 2017.
- [6] C. C. Hou, "A Multicarrier PWM for Parallel Three-Phase Active Front-End Converters," in *IEEE Transactions on Power Electronics*, vol. 28, no. 6, pp. 2753-2759, June 2013.
- [7] N. M. Salgado-Herrera, F. Mancilla-David, A. Medina-Ríos and R. Tapia-Sánchez, "THD mitigation in type-4 Wind Turbine through AFE Back to back converter," 2015 North American Power Symposium (NAPS), Charlotte, NC, 2015, pp. 1-6.
- [8] M. S. U. Khan, A. I. Maswood and M. Tariq, "Operation of parallel Unity Power Factor Passive Front End rectifier for PMSG based offshore wind turbine system," 2016 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES), Trivandrum, 2016, pp. 1-5.
- [9] S. Kim, P. Enjeti, D. Rendusara and I. J. Pitel, "A new method to improve THD and reduce harmonics generated by a three phase diode rectifier type utility interface," *Proceedings of 1994 IEEE Industry Applications Society Annual Meeting*, Denver, CO, 1994, pp. 1071-1077 vol.2.
- [10] X. Cai, Z. Zhang, L. Cai and R. Kennel, "Current balancing control of high power parallel-connected AFE with small current ripples," 2015 9th International Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia), Seoul, 2015, pp. 624-630.
- [11] Chuang Liu et al., "Cascade dual-boost/buck active-front-end converter for intelligent universal transformer," in *IEEE Transactions on Industrial Electronics*, vol. 59, no. 12, pp. 4671-4680, Dec. 2012.
- [12] C. C. Hou and P. T. Cheng, "Experimental Verification of the Active Front-End Converters Dynamic Model and Control Designs," in *IEEE Transactions on Power Electronics*, vol. 26, no. 4, pp. 1112-1118, April 2011.
- [13] A. Yazdani and R. Iravani, "Dynamic model and control of the NPC-based back-to-back HVDC system," in *IEEE Transactions on Power Delivery*, vol. 21, no. 1, pp. 414-424, Jan. 2006.
- [14] Yazdani, A., and Iravani, R. *Voltage-Source Converters in Power Systems: Modeling, Control and Applications*, New Jersey: John Wiley and Son, 2010, pp. 426-429. ISBN 978 0 470 52156 4.