

Research Article

CMOS Realization of All-Positive Pinched Hysteresis Loops

B. J. Maundy,¹ A. S. Elwakil,^{2,3} and C. Psychalinos⁴

¹Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada T2N 1N4

²Department of Electrical and Computer Engineering, University of Sharjah, Sharjah, UAE

³Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza 12588, Egypt

⁴Physics Department, Electronics Laboratory, University of Patras, Rio, 26504 Patras, Greece

Correspondence should be addressed to B. J. Maundy; bmaundy@ucalgary.ca

Received 21 March 2017; Accepted 20 June 2017; Published 6 August 2017

Academic Editor: Jesus M. Munoz-Pacheco

Copyright © 2017 B. J. Maundy et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Two novel nonlinear circuits that exhibit an all-positive pinched hysteresis loop are proposed. These circuits employ two NMOS transistors, one of which operates in its triode region, in addition to two first-order filter sections. We show the equivalency to a charge-controlled resistance (memristance) in a decremental state via detailed analysis. Simulation and experimental results verify the proposed theory.

1. Introduction

Pinched hysteresis was proposed to be a signature of memristive devices [1, 2], yet it can also be observed in several other nonlinear devices such as nonlinear inductors (capacitors) with quadratic-type current (voltage) dependence [3]. Finding a general model for pinched hysteresis behavior was attempted in [4] for specific devices labeled as memristors [5]. In [6] and from a simplified mathematical point of view, the following model was proposed and shown to exhibit a pinched hysteresis behavior which can fit both charge-controlled and flux-controlled memristance definitions:

$$y(t) = x(t) \times \left(a + \frac{1}{T} \int_0^t x(\tau) d\tau \right), \quad (1)$$

where if $y(t) = v(t)$ and $x(t) = i(t)$, the charge-controlled memristance is obtained, while for the alternative setting $y(t) = i(t)$ and $x(t) = v(t)$, the flux-controlled memristance is obtained. In (1), the constants a and T are scaling and integration time constants, respectively. Note that circuit realization of this model for the purpose of emulating its pinched hysteresis behavior in non-solid-state devices requires a multiplier block, an integrator block, and an adder [6]. Several other emulator circuits have recently

been proposed in the literature [7–13]. It is important to note that (1) is nonlinear due to the multiplication term and that pinched hysteresis cannot appear in a linear system. It is also possible to include other forms of nonlinearity that apply to the shaping of the loop as a result of shaping the applied excitation. This means replacing $x(t)$ in (1) more generally with $f(x(t))$.

Pinched hysteresis loop is generally observed as a result of applying a bipolar sinusoidal voltage or current excitation signal and is thus symmetrical around the origin. Nonsymmetrical loops can also be obtained when the pinch point is shifted away from the origin. However, an all-positive pinched loop, to the best of our knowledge, has not been demonstrated before. It is the purpose of this work to introduce two simple circuits where this behavior is observed. We rely on the inherent nonlinearity of a MOS transistor to perform the multiplication operation required by (1) in order to obtain a charge-controlled memristance. Recall that a MOS transistor current-voltage relation can be described by

$$i_{ds} = k \left[(v_{gs} - V_T) v_{ds} - \frac{v_{ds}^2}{2} \right], \quad (2)$$

where i_{ds} is the drain-to-source current, v_{gs} and v_{ds} are, respectively, the gate-to-source and drain-to-source voltage, V_T is the threshold voltage, and k is a constant in A/V^2 units. It is obvious from (2) that a multiplication operation is inherent through the term $(v_{gs} - V_T)v_{ds}$. However, for an NMOS transistor, the current is unidirectional and the condition $v_{gs} > V_T$ is necessary for the transistor to switch on. Therefore, if (2) is successfully reconfigured to implement (1), an all-positive pinched hysteresis loop can be obtained. In the first part of this work, we do not attempt to remove the extra nonlinear term $v_{ds}^2/2$ and therefore it remains affecting the pinched loop. However, this effect is minimized via proper selection of the design parameters. In a later section of the work, we employ a linearization circuit to remove this quadratic term and hence ensure that only the multiplication nonlinearity term remains. As a result and comparing (2) to (1) assuming $v_{ds}^2/2$ is minimized or eliminated, it is clear that the mapping $i_{ds} \rightarrow y(t)$, $v_{ds} \rightarrow x(t)$, and $K(v_{gs} - V_T) \rightarrow a + (1/T) \int_0^t x(\tau) d\tau$ is necessary. To achieve this, we adopt a frequency-domain approach which also allows independent adjustment of the fixed part and the charge-controlled part of the memristance. We stress and clarify the role played by the capacitors in the proposed circuits, which is crucial to the understanding of pinched hysteresis behavior in general, as clearly seen in [17, 18] for solid-state devices as well. Note that, in reconfiguring (2) to realize (1) via this mapping, we are essentially modifying the MOS transistor transconductance such that it is state-controlled, with the state variable being the terminal voltage of the transconductance v_{ds} . The time constant T necessary in (1) can only be obtained with an embedded capacitance (physical or parasitic) [17, 18]. Finally, it must be stated that this paper is concerned with the ‘‘pinched hysteresis behavior’’ as a behavior rather than with proposing yet another memristor emulator. The design concept of the circuits under study here is completely new and relies on a frequency-domain approach rather than a time-domain approach. It also shows for the first time that pinched hysteresis can even be unipolar, something not possible with memristors as they are so defined.

This manuscript is organized as follows. Section 2 looks at the proposed circuits and presents the theory behind their operation that leads to pinched hysteresis behavior. Section 3 computes the memristance of the proposed circuits, with numerical simulations, and presents pinch-off analysis of the proposed circuits. In Section 4, a method to linearize the main transistor in triode is presented which removes the extra nonlinear term $v_{ds}^2/2$ in (2). In Section 5, simulation and experimental results are presented, and finally our conclusions are given in Section 6.

2. The Proposed Circuits

Consider the circuits shown in Figure 1 both consisting of opamp A_1 connected as a buffer and opamp A_2 along with the NMOS transistor M_2 as a simple voltage to current converter which converts the voltage of the noninverting terminal of A_2 into a current i_{in} through NMOS transistor

M_1 . It is essential for M_1 to remain in triode, hence acting as a transconductance. Both circuits contain a lossy integrator comprising R_1, C_1 , and a DC bias voltage V_{dc_1} required to maintain M_1 in triode ($V_{dc_1} > V_T$, $V_{DS_1} < V_{dc_1} - V_T$). The difference between the two circuits can be seen in their high-pass filter sections. In the case of Figure 1(a), it consists of R_2, C_2 with an additional DC source V_{dc_2} providing a DC voltage to the drain of M_1 . For Figure 1(b), the high-pass filter is made up of $r_{1,2}, C_2$ and here the drain-to-source DC biasing of M_1 comes from V_{dc_1} through $r_{1,2}$ as αV_{dc_1} , where $\alpha = r_1/(r_1 + r_2)$. Note that maintaining transistor M_1 in triode in both circuits requires that $V_{dc_1} - V_{dc_2} > V_T$ and $(1 - \alpha)V_{dc_1} > V_T$ for Figures 1(a) and 1(b), respectively.

The lossy integrator of each circuit has a response given in the frequency domain which can be written as

$$H_1(\omega) = |H_1(\omega)| \angle -\theta_1 = \frac{1}{\sqrt{1 + \omega^2 \tau_1^2}} \angle \tan^{-1}(\omega \tau_1), \quad (3)$$

where $\tau_1 = R_1 C_1$. Meanwhile, the high-pass filter in Figure 1(a) has a response

$$\begin{aligned} H_{2a}(\omega) &= |H_{2a}(\omega)| \angle \theta_{2a} \\ &= \frac{\omega \tau_2}{\sqrt{1 + \omega^2 \tau_2^2}} \angle (90^\circ - \tan^{-1}(\omega \tau_2)), \end{aligned} \quad (4)$$

with $\tau_2 = R_2 C_2$, and likewise the response of the high-pass filter in Figure 1(b) is

$$\begin{aligned} H_{2b}(\omega) &= |H_{2b}(\omega)| \angle \theta_{2b} \\ &= \alpha \sqrt{\frac{1 + \omega^2 \tau_z^2}{1 + \omega^2 \tau_p^2}} \angle \tan^{-1}(\omega \tau_z) - \tan^{-1}(\omega \tau_p), \end{aligned} \quad (5)$$

where $\tau_z = r_2 C_2$ and $\tau_p = (r_1/r_2)C_2$. Clearly, both high-pass filters provide a leading phase shift by different amounts while DC biasing voltages are allowed to be passed on to the transistor M_1 to set V_{DS_1} . For an input voltage of amplitude A and frequency ω_o in the form $v_{in}(t) = A \sin(\omega_o t) + V_{dc_1}$, it follows that the time dependent V_{GS} voltage of M_1 is

$$V_{GS_1}(t) = A |H_1(\omega_o)| \sin(\omega_o t - \theta_1) + V_{dc_1}, \quad (6)$$

while the time dependent V_{DS} voltages in Figures 1(a) and 1(b) are, respectively,

$$\begin{aligned} V_{DS_1}(t) &= A |H_{2a}(\omega_o)| \sin(\omega_o t + \theta_{2a}) + V_{dc_2}, \\ V_{DS_1}(t) &= A |H_{2b}(\omega_o)| \sin(\omega_o t + \theta_{2b}) + \alpha V_{dc_1}, \end{aligned} \quad (7)$$

where, for (7), $A < V_{dc_2}$ and $A < \alpha V_{dc_1}$, respectively. Substituting (6)-(7) into (2) yields after considerable simplification

$$\begin{aligned} i_{in}(t) &= -\hat{A} \cos(2\omega_o t - \theta_1 + \theta_{2a}) + \hat{B} \sin(\omega_o t - \theta_1) \\ &\quad + \hat{C} \sin(\omega_o t + \theta_{2a}) + \hat{D} \cos(2\omega_o t + 2\theta_{2a}) \\ &\quad + \hat{E} + \hat{I}_{off}, \end{aligned} \quad (8)$$

TABLE 1: Summary of the coefficients in (8) and (9) for Figures 1(a) and 1(b).

Coefficient	Figure 1(a)	Figure 1(b)
\widehat{A}	$\frac{1}{2}kA^2 H_1(\omega_o) H_{2a}(\omega_o) $	$\frac{1}{2}kA^2 H_1(\omega_o) H_{2b}(\omega_o) $
\widehat{B}	$kA H_1(\omega_o) V_{dc2}$	$\alpha kA H_1(\omega_o) V_{dc1}$
\widehat{C}	$kA H_{2a}(\omega_o) (V_{dc1} - V_{dc2} - V_T)$	$kA H_{2b}(\omega_o) [(1 - \alpha)V_{dc1} - V_T]$
\widehat{D}	$\frac{1}{4}kA^2 H_{2a}(\omega_o) ^2$	$\frac{1}{4}kA^2 H_{2b}(\omega_o) ^2$
\widehat{E}	$\widehat{A} \cos(\theta_1 + \theta_{2a}) - \widehat{D}$	$\widehat{A} \cos(\theta_1 + \theta_{2b}) - \widehat{D}$
\widehat{I}_{off}	$k[(V_{dc1} - V_T)V_{dc2} - \frac{1}{2}V_{dc2}^2]$	$\alpha k[(1 - \frac{\alpha}{2})V_{dc1} - V_T]V_{dc1}$




FIGURE 1: The proposed nonlinear circuits with unipolar pinched hysteresis loop.

for Figure 1(a), and

$$\begin{aligned}
 i_{in_b}(t) = & -\widehat{A} \cos(2\omega_o t - \theta_1 + \theta_{2b}) + \widehat{B} \sin(\omega_o t - \theta_1) \\
 & + \widehat{C} \sin(\omega_o t + \theta_{2b}) + \widehat{D} \cos(2\omega_o t + 2\theta_{2b}) \quad (9) \\
 & + \widehat{E} + \widehat{I}_{off},
 \end{aligned}$$

for Figure 1(b). The coefficients of the $\sin(\cdot)$ and $\cos(\cdot)$ terms in (8) and (9) are given in Table 1. Note that, with the exception of \widehat{I}_{off} , all coefficients in Table 1 are frequency dependent. This implies that it is necessary to choose proper values for time constants in order to observe the hysteresis behavior.

Close inspection of (8) under the assumption that $\theta_{2a} \cong \pi/2 - \theta_1$ shows that it can be rewritten in the dimensionless form

$$\begin{aligned}
 & y(t) + y_{off} \\
 & = x(t) |H_1(\omega)| \left[1 - \omega |H_{2a}(\omega)| \int_0^t x(\tau) d\tau \right] \quad (10) \\
 & + \frac{|H_{2a}(\omega)|}{\omega} \dot{x}(t) - \frac{|H_{2a}(\omega_o)|^2}{2\omega^2} [\dot{x}(t)]^2 + x_{off},
 \end{aligned}$$

where $x(t) = \sin(\omega t - \theta_1)$ represents an already phase shifted input signal. The term in the square brackets is clearly similar to (1) while additional $\dot{x}(t)$ and $\dot{x}^2(t)$ terms outside the

TABLE 2: Summary of several analog circuits with pinched hysteresis and actual analog memristor emulators to date and their designs. MB: multiplier block; OPA: operational amplifier; CCI: second-generation current conveyors; AH: additional hardware, which may be in the form of buffers, multiplexers, diodes, inverters, switches, and so forth; I/D: incremental/decremental memristance emulation. The number (#) of transistors refers to the discrete number of external transistors. * An OTA was used here in place of an OPA.

Reference []	MB	OPAs	CCIs	# of trans.	AH	Quadrant	I/D
[6]	1	—	3	—	Yes	2	Both
[7]	—	1*	2	—	No	2	I
[8]	1	—	2	—	No	2	I
[9]	—	2	1	2	No	2	D
[10]	1	5	—	10	Yes	2	Both
[11]	—	2	1	1	No	2	I
[12]	—	—	3	1	No	2	I
[13]	1	2	—	—	Yes	2	D
[14]	1	—	2	—	Yes	2	I
[15]	—	1*	1	2	No	2	Both
[16]	—	—	4	—	Yes	2	NA
This work	—	2	—	2	No	1	D

brackets are unwanted and will result in a nonsymmetrical loop. Note that the offset terms y_{off} and x_{off} present are a result of the input being DC level shifted. However, using (10) and assuming that ω is sufficiently large such that the second and third terms are negligible and in addition translating the origin to $(x_0, y_0) = (x_{\text{off}}, y_{\text{off}})$, we obtain

$$\begin{aligned}
 y(t) &= x(t) \\
 &\times \left[|H_1(\omega)| - \omega |H_{2a}(\omega)| |H_1(\omega)| \int_0^t x(\tau) d\tau \right], \quad (11)
 \end{aligned}$$

which compared to (1) has the slightly modified form $y(t) = x(t) \times (a + (ab/T) \int_0^t x(\tau) d\tau)$, where $a = |H_1(\omega)|$ and $b = -|H_{2a}(\omega)|$.

Finally, in comparison with other circuits which also exhibit pinched hysteresis behavior and some of which are labeled as analog memristor emulators as shown in Table 2, about half of them use discrete multiplier blocks which are inefficient. By far, the vast majority use second-generation current conveyors with the only commercial one being the AD844, and several use additional hardware in the form of buffers, multiplexers, diodes, and switches. If the total component count is used as a figure of merit, then the proposed circuits of Figure 1 have the lowest count with their main drawback being operation in one quadrant. Note that even though our proposed circuits are listed among those identified as “memristors” or “memristor emulators,” we refrain from labeling our proposed circuits as “memristor emulators” and simply label them as among circuits having pinched hysteresis behavior.

3. Charge-Controlled Resistance (Memristance) Calculation

Using (11) and setting $x(t) = i(t)/I_{\text{ref}}$, $y(t) = v(t)/I_{\text{ref}}R_s$, where I_{ref} is an arbitrary reference current and R_s is an arbitrary scaling resistor, the memristance value for Figure 1(a) can be obtained as

$$R_{m_a} = R_s |H_1(\omega)| \left[1 - \frac{\omega |H_{2a}(\omega)|}{I_{\text{ref}}} q(t) \right], \quad (12)$$

where $q(t)$ is the electrical charge. Note that since the input signal has a fixed $\omega = 1/T$, we can rewrite this memristance as

$$R_{m_a} = R_s \left| H_1 \left(\frac{1}{T} \right) \right| \left[1 - \frac{1}{T} \frac{|H_{2a}(1/T)|}{I_{\text{ref}}} q(t) \right], \quad (13)$$

which has a fixed resistive part equal to $R_s |H_1(1/T)|$ and a charge-controlled part equal to $R_s |H_1(1/T)| |H_{2a}(1/T)|$. It is thus clear that while the transfer function H_1 controls the magnitude of both parts, H_{2a} can change the magnitude of the charge-controlled part alone. Note that this memristance is decremental [6]. Furthermore, note that, for sufficiently high frequency such that $\omega \gg 1/\tau_1$, $|H_1(\omega)| \approx 1/\omega\tau_1$ and it follows that the fixed part of the realized memristance is approximately $R_s(T/\tau_1)$. However, for sufficiently high frequency such that $\omega \gg 1/\tau_2$, we also note that $|H_{2a}(\omega)| \approx 1$ and therefore the realized memristance can be approximated as

$$R_{m_a} \approx R_s \left(\frac{T}{\tau_1} \right) \left[1 - \frac{R_s}{T \times 1V} q(t) \right]. \quad (14)$$

We can further express the electrical charge as $q(t) = C_1 v_{C_1}(t)$ since the only capacitor in the circuit in this case capable of




FIGURE 2: (a) Plot of memristance R_{ma} versus capacitor voltage $v_{C_1} = v_{C_1}/1V$ when $m = v_{C_1}/100$, $R_s = 6.7 \text{ k}\Omega$, $R_{\text{off}_a} = 12.67 \text{ k}\Omega$, and $\omega \gg 1/\tau_1$. (b) Plot of R_{ma} versus frequency when $C_1 = 10 \mu\text{F}$.

holding a charge is C_1 following the fact that $|H_{2a}(\omega)| \approx 1$. Accordingly,

$$R_{ma} \approx \left(\frac{R_s T}{R_1 C_1} \right) \left[1 - \frac{R_s}{T} C_1 v_{C_{1n}}(t) \right] \quad (15)$$

$$R_{ma} = \frac{R_s^2}{R_1} \left(\frac{T}{R_s C_1} - v_{C_{1n}}(t) \right),$$

where $v_{C_{1n}}(t)$ is the normalized (by 1V) voltage across C_1 . In a final step, we may freely express the period T of the applied signal as a ratio of $R_s C_1$ (i.e., $T = m R_s C_1$) leading to the simplified expression

$$R_{ma} \approx \frac{R_s^2}{R_1} (m - v_{C_{1n}}(t)) = R_s (m - v_{C_{1n}}(t)), \quad (16)$$

if we select the arbitrary reference resistance as $R_s = R_1$. Note that, for the condition $\omega \gg 1/\tau_1$ to be satisfied, it follows that $m \ll 1$.

The expression in (16) is significantly important for two aspects:

- (i) It shows that although the circuit has an all-positive input resistance, theoretically and according to (16), the memristance is not always positive. However, it remains positive because the origin has been already shifted to $(x_0, y_0) = (x_{\text{off}}, y_{\text{off}})$. With reference back to the origin $(x_0, y_0) = (0, 0)$, (16) then becomes

$$R_{ma} \approx R_s (m - v_{C_{1n}}(t)) + R_{\text{off}_a}, \quad (17)$$

where $R_{\text{off}_a} = V_{d_{c_1}}/V_{d_{c_2}}/k[(2 - V_{d_{c_2}}/V_{d_{c_1}})V_{d_{c_1}} - V_T]$. Figures 2(a) and 2(b) show the variation of the memristance versus the capacitor voltage v_{C_1} and versus frequency ω , respectively. In Figure 2(a), for the values chosen: $m = v_{C_1}/100$, $V_{d_{c_1}} = 1 \text{ V}$, $V_{d_{c_2}} =$

0.4 V , $V_T = 0.35 \text{ V}$, and $k = 0.15 \text{ mA/V}^2$, we obtain $R_{\text{off}_a} = 12.67 \text{ k}\Omega$. Correspondingly, selecting a suitable reference current such as $I_{\text{ref}} = 0.15 \text{ mA}$ leads to a nominal value for R_s of $6.7 \text{ k}\Omega$ (i.e., $I_{\text{ref}} R_s \approx 1 \text{ V}$). For Figure 2(b), we fixed $v_{C_1} = 1 \text{ V}$ and $C_1 = 10 \mu\text{F}$ and show the decremental nature of the memristance whereas the frequency increases when R_{ma} asymptotically approaches R_s .

- (ii) It highlights the significance and necessity of the existence of a capacitor in order to hold the charge. In this circuit, this capacitor is C_1 ; however, in solid-state devices, this capacitor may well be a parasitic capacitor or equivalent of parasitic capacitances as observed in [17, 18]. It thus appears to the authors that it is not possible to isolate the appearance of pinched hysteresis loops from the existence of a capacitive effect.

In a similar manner, the memristance of the circuit in Figure 1(b) can be obtained as

$$R_{mb} = R_s \left| H_1 \left(\frac{1}{T} \right) \right| \left[\alpha - \frac{1}{T} \frac{|H_{2b}(1/T)|}{I_{\text{ref}}} q(t) \right], \quad (18)$$

which unlike (13) has a fixed resistive part equal to $\alpha R_s |H_1(1/T)|$ but an identical charge-controlled part. Noting that $|H_{2b}(1/T)| = \alpha$ for $1/T \gg 1/\tau_1$ and making the same assumptions as before, a generalized expression for R_{mb} can be given as

$$R_{mb} \approx \alpha \frac{R_s^2}{R_1} (m - v_{C_{1n}}(t)) + R_{\text{off}_b} \quad (19)$$

$$R_{mb} = \alpha R_s (m - v_{C_{1n}}(t)) + R_{\text{off}_b},$$

where $R_{\text{off}_b} = 1/\alpha k[(2 - \alpha)V_{d_{c_1}} - V_T]$.




FIGURE 3: Matlab simulation of the I - V characteristics of Figures 1(a) and 1(b) as given by (8) and (9), respectively. (a) $\tau_2 = \tau_1 = \tau_z$, $\tau_p = \alpha\tau_z$ with $\alpha = 0.4$. (b) $\tau_2 = 10\tau_1 = \tau_z$, $\tau_p = \alpha\tau_z$ with $\alpha = 0.4$. (c) $\tau_2 = \tau_1 = \tau_z$, $\tau_p = \alpha\tau_z$ with $\alpha = 0.286$ and $V_{dc_2} = 0.3$ V. (d) $\tau_2 = \tau_1 = 0.1\tau_z$, $\tau_p = \alpha\tau_z$ with $\alpha = 0.33$, $V_{dc_2} = 0.3$ V, and $A = 0.5$ V and $A = 0.3$ V for Figures 1(a) and 1(b), respectively.

3.1. Numerical Simulations. Sample Matlab plots of (8) and (9) are shown in Figures 3(a)–3(c) to normalized values of $k = 1$ mA/V², $A = 0.4$ V, $V_{dc_1} = 1$ V, and $V_T = 0.35$ V. In the first of the plots shown in Figure 3(a), $\tau_2 = \tau_1 = \tau_z$, $\tau_p = \alpha\tau_z$ with $\alpha = 0.4$ and the applied sinusoidal voltage frequency $\omega_o > 1/\tau_1$ and $V_{dc_2} = 0.4$ V. Note that having $\alpha = 0.4$ is equivalent to setting $V_{dc_2} = \alpha V_{dc_1}$ and that $\theta_{2b} \approx \theta_{2a} = \pi/2 - \theta_1$. In this figure, we see that neither loop is symmetrical which is attributed to the $\dot{x}(t)$ and $\dot{x}^2(t)$ terms (see (10)) and the phase shift term introduced by the lossy integrator. In the second plot, shown in Figure 3(b), $\tau_2 = 10\tau_1 = \tau_z$, $\tau_p = \alpha\tau_z$ with $\alpha = 0.4$ and $V_{dc_2} = 0.4$ V as before but $\theta_{2a} \approx \theta_{2b} \approx 0$. The pinched loops from the two circuits are nearly identical and the upper lobe is far bigger than the lower one. In Figure 3(c), $\tau_2 = \tau_1 = \tau_z$, $\tau_p = \alpha\tau_z$ with $\alpha = 0.286$, $V_{dc_2} = 0.3$ V, and $\theta_{2b} \approx \theta_{2a} = \pi/2 - \theta_1$. Clearly, as α or V_{dc_2} decreases, the upper

lobe decreases in size and the pinch point increases. Note the reduced value of A for the circuit (Figure 1(a) or (8)). This implies that the circuit of Figure 1(a) must work with reduced input amplitudes compared to the circuit of Figure 1(b), unless V_{dc_1} and V_{dc_2} are adjusted in tandem. This is not the case for the circuit of Figure 1(b) where DC bias voltages are related by α which is fixed for $\omega_o > 1/\tau_1$.

Finally, in Figure 3(d), $\omega < 1/\tau_1$ with $\tau_2 = \tau_1 = 0.1\tau_z$, $\tau_p = \alpha\tau_z$, $\alpha = 0.33$, and $V_{dc_2} = 0.3$ V. Under these conditions, $\theta_{2b} \ll \theta_{2a} = \pi/2 - \theta_1$, and decreased amplitudes must now be used in the circuit of Figure 1(b) or (9) compared to the circuit of Figure 1(a) or (8). Therefore, we select $A = 0.5$ V and $A = 0.3$ V for the two circuits, respectively, in this case.

3.2. Pinch Point Analysis. The unique form of (8) and (9) allows for a closed-loop solution of the pinch-off point in




FIGURE 4: (a) Matlab simulation of the I - V characteristic of Figure 1(a) governed by (8) to $A = 0.3$ V, $\tau_2 = \tau_1 = 500$ μ s, $V_{dc_1} = 1$ V, $V_T = 0.35$ V, $k = 1$ mA/V², and $V_{dc_2} = 0.325$ V. (b) Input voltage $v_{in}(t)$ and current $i_{in_a}(t)$ plotted as a function of time at a frequency of $\omega = 2\pi \times 800$ rad/s.

these circuits. It can be shown after considerable simplification that (8) and (9) have a pinch-off point $[\widehat{V}_{in_p}, \widehat{I}_{in_p}]$ given by

$$\begin{aligned} \widehat{V}_{in_p} &= V_{dc_1} - A\widehat{X}(\Theta), \\ \widehat{I}_{in_p} &= -\widehat{A} \cos [2 \sin^{-1} (X(\Theta)) + \theta_{2a,2b} - \theta_1] \\ &\quad - \widehat{B} \sin [\sin^{-1} (X(\Theta)) - \theta_1] \\ &\quad - \widehat{C} \sin [\sin^{-1} (X(\Theta)) + \theta_{2a,2b}] \\ &\quad + \widehat{D} \cos [2 \sin^{-1} (X(\Theta)) + 2\theta_{2a,2b}] + \widehat{E} \\ &\quad + \widehat{I}_{off}, \end{aligned} \quad (20)$$

where

$$\widehat{X}(\Theta) = \frac{(\widehat{B}/2) \sin(-\theta_1) + (\widehat{C}/2) \sin(\theta_{2a,2b})}{\widehat{A} \sin(\theta_{2a,2b} - \theta_1) - \widehat{D} \sin(2\theta_{2a,2b})}, \quad (21)$$

and the subscripts a, b refer to (8) and (9), respectively. The frequency dependent nature of (20) makes their analysis difficult; however, several observations can be deduced. First, $\widehat{X}(\Theta)$ can be positive or negative depending on the values of θ_1 , θ_{2a} , and θ_{2b} as observed in Figure 3. In addition, C_2 plays an important role even though it is not the main charge holding or integrating capacitor. In Figure 1(a), its minor role is to block V_{dc_1} , as V_{dc_2} is passed, but in both circuits, its main contribution is to add a leading phase shift opposed to the lagging phase shift caused by C_1 . For example, in the circuit of Figure 1(b), in the absence of C_2 , that is, if $C_2 = 0$, then $\sin(\theta_{2b}) = \sin(2\theta_{2b}) = 0$, because $\theta_{2b} = 0$, and with $|H_{2b}(\omega)| = \alpha$, (21) reduces to $\widehat{X}(\Theta) = V_{dc_1}/A$, setting $\widehat{V}_{in_p} = 0$. That is, no pinch point will occur.

Secondly, under the assumption $\tau_2 = \tau_1$, we find that $\widehat{V}_{in_p} = V_{dc_1}$ when $\tan(\theta_1) = \widehat{C}/\widehat{B}$ or when $V_{dc_2} = (V_{dc_1} - V_T)/2$. Under this condition, M_1 remains in triode so long as $V_{dc_1} > 3V_T$ which is easily satisfied. For the general case when $\tau_2 = \beta\tau_1$, implying that $\theta_{2a} \neq \pi/2 - \theta_1$ (unless $\beta = 1$), the general solution to $\widehat{X}(\Theta) = 0$ yields

$$V_{dc_2} = \frac{\beta}{(\beta + 1)} \frac{(\tau_1^2 \omega^2 + 1)}{(\beta \tau_1^2 \omega^2 + 1)} (V_{dc_1} - V_T). \quad (22)$$

Likewise, the value for α in the circuit of Figure 1(b) that results in $\widehat{V}_{in_p} = V_{dc_1}$ can be expressed as

$$\alpha = 1 - \frac{V_T}{V_{dc_1}} - \frac{\omega \tau_1 \csc(\theta_{2b})}{(\omega^2 \tau_1^2 + 1)} \sqrt{\frac{1 + \omega^2 \tau_p^2}{1 + \omega^2 \tau_z^2}}. \quad (23)$$

In both general cases, (22) and (23) are frequency dependent, the exception being when $\beta = 1$ for (22), but both can be minimized for frequency dependance by ensuring that $\omega \tau_1 > 1$, $\omega \tau_z > 1$, and $\omega \tau_p > 1$. Sample plots of the I - V characteristic for the circuit of Figure 1(a) governed by (8) to the conditions $A = 0.3$ V, $\tau_2 = \tau_1 = 500$ μ s, $V_{dc_1} = 1$ V, $V_T = 0.35$ V, $k = 1$ mA/V², and $V_{dc_2} = (V_{dc_1} - V_T)/2 = 0.325$ V are shown in Figure 4(a).

Note that because $\beta = 1$ and $V_{dc_2} = (V_{dc_1} - V_T)/2$, $\widehat{V}_{in_p} = V_{dc_1}$ is independent of the input frequency which is verified at the three frequencies $f_o = [500, 800, 1500]$ Hz, as theoretically predicted. In Figure 4(b), $v_{in}(t)$ and $i_{in_a}(t)$ are plotted as a function of time.

TABLE 3: Summary of the coefficients of the input current $i_{in}(t)$ of Figures 1(a) and 1(b) in response to an input voltage $v_{in}(t)$ when M_1 is replaced by a linearized resistor such as the one shown in Figure 5.

Coefficient	Figure 1(a)	Figure 1(b)
\bar{A}	$\frac{1}{2}kA^2 H_1(\omega_o) H_{2a}(\omega_o) $	$\frac{1}{2}kA^2 H_1(\omega_o) H_{2b}(\omega_o) $
\bar{B}	$kA H_1(\omega_o) V_{dc_2}$	$\alpha kA H_1(\omega_o) V_{dc_1}$
\bar{C}	$kA H_{2a}(\omega_o) (V_{dc_1} - V_T)$	$kA H_{2b}(\omega_o) [V_{dc_1} - V_T]$
\bar{I}_{off}	$k [(V_{dc_1} - V_T) V_{dc_2}]$	$\alpha k [V_{dc_1} - V_T] V_{dc_1}$

$\bar{I}_{off} > \hat{I}_{off}$, with all other terms in the coefficients being equal. The corresponding new pinch point $[\bar{V}_{in_p}, \bar{I}_{in_p}]$ is given by

$$\bar{V}_{in_p} = V_{dc_1} - A\bar{X}(\Theta), \quad (31)$$

$$\begin{aligned} \bar{I}_{in_p} = & -\bar{A} \cos [2 \sin^{-1} (\bar{X}(\Theta)) + \theta_{2a,2b} - \theta_1] \\ & - \bar{B} \sin [\sin^{-1} (\bar{X}(\Theta)) - \theta_1] \\ & - \bar{C} \sin [\sin^{-1} (\bar{X}(\Theta)) + \theta_{2a,2b}] \\ & + \bar{A} \cos (\theta_1 + \theta_{2a,2b}) + \bar{I}_{off}, \end{aligned} \quad (32)$$

where

$$\bar{X}(\Theta) = \frac{(\bar{B}/2) \sin(-\theta_1) + (\bar{C}/2) \sin(\theta_{2a,2b})}{\bar{A} \sin(\theta_{2a,2b} - \theta_1)}. \quad (33)$$

The benefits to linearizing M_1 are immediately clear upon close inspection of (31)–(33). In particular, for the circuit of Figure 1(a) in the general case when $\tau_2 = \beta\tau_1$, the general solution to $\bar{X}(\Theta) = 0$ now yields

$$V_{dc_2} = \frac{\beta(\tau_1^2\omega^2 + 1)}{(\beta^2\tau_1^2\omega^2 + 1)} (V_{dc_1} - V_T), \quad (34)$$

which, for $\beta = 1$, implies that, for $\bar{V}_{in_p} = V_{dc_1}$, V_{dc_2} is chosen such that $V_{dc_2} = V_{dc_1} - V_T$. Of course, under these conditions, the composite linearized resistor is at the edge of the triode and a more practical solution would be for a given $\beta \neq 1$, ω , and τ_1 to simply choose $\beta(\tau_1^2\omega^2 + 1)/(\beta^2\tau_1^2\omega^2 + 1) > V_{dc_2}/(V_{dc_1} - V_T)$. For the circuit of Figure 1(b) employing a linearized M_1 , the choice of α does not affect the pinch point; however, the value of V_{dc_1} that results in $\bar{V}_{in_p} = V_{dc_1}$ is given by

$$\begin{aligned} V_{dc_1} \\ = \frac{V_T}{1 - \omega\tau_1 \csc(\theta_{2b}) \sqrt{(1 + \tau_p^2\omega^2)/(1 + \tau_z^2\omega^2)(1 + \tau_1^2\omega^2)}}, \end{aligned} \quad (35)$$

which is still frequency dependent, but minimization is still possible if $\omega\tau_1 > 1$, $\omega\tau_z > 1$, and $\omega\tau_p > 1$. Last but not

least, no pinching occurs for the circuit of Figure 1(a) using the linearized resistor at frequencies

$$\begin{aligned} \omega_1 &= \frac{1}{\tau_1} \sqrt{\frac{V_{dc_2} + V_T}{2V_{dc_1} - V_{dc_2} - V_T}}, \\ \omega_2 &= \frac{1}{\tau_1} \sqrt{\frac{2V_{dc_1} - V_{dc_2} - V_T}{V_{dc_1} + 2V_{dc_2} + V_T}} \end{aligned} \quad (36)$$

assuming $\tau_2 = \tau_1$ and at

$$\omega_1 = \sqrt{\frac{2V_{dc_1} - V_T}{V_{dc_1}\tau_1\tau_p - \tau_1^2(V_{dc_1} - V_T)}}, \quad (37)$$

$$\omega_2 = \sqrt{\frac{(2V_{dc_1} - V_T)\tau_p + V_T\tau_1}{(\tau_1^3 - 2\tau_1^2\tau_p - \tau_p^2)V_{dc_1} + (\tau_p - \tau_1)\tau_1^2V_T}},$$

for the circuit of Figure 1(b) when $\tau_z = \tau_1 = \alpha\tau_p$.

5. Simulation and Experimental Results

The circuits in Figures 1(a) and 1(b) were simulated and built experimentally. In the sections that follow, simulations of Figures 1(a) and 1(b) without and with linearization of M_1 were conducted. For the experiments, off-the-shelf discrete components were used without linearization of M_1 .

5.1. Simulation Results: Without M_1 Linearization. For simulation purposes, Cadence was used employing the Design Kit offered by the AMS 0.35 μm CMOS process. The opamp utilized in simulations is demonstrated in Figure 6, where the bias scheme was $V_{DD} = -V_{SS} = 5\text{V}$ and $I_O = 300\ \mu\text{A}$. The MOS transistors' aspect ratio is given in Table 4 with $R_c = 140\ \Omega$ and $C_c = 2\ \text{pF}$ to achieve a phase margin of 60° . Also, the aspect ratio of transistor M_1 in Figure 1(a) was $100\ \mu\text{m}/1\ \mu\text{m}$; for M_2 , the aspect ratio was $12\ \mu\text{m}/2\ \mu\text{m}$ and thus its gain factor was $k = 1\ \text{mA}/\text{V}^2$.

The resistor and capacitor values used in simulations were $R_1 = 820\ \Omega$ and $C_1 = C_2 = 470\ \text{nF}$ and, therefore, $\tau_1 = \tau_2$. The DC voltages were $V_{dc_1} = 2\text{V}$ and $V_{dc_2} = 0.74\text{V}$. Considering a sinusoidal input with $700\ \text{mV}$ amplitude and variable frequency, the obtained i_{in_p} - v_{in} characteristics, for $f = 600\ \text{Hz}$, $1\ \text{kHz}$, and $1.5\ \text{kHz}$, are demonstrated in Figure 7. The time-domain behavior of the scheme in Figure 1(a) is demonstrated in Figure 8 for a $1\ \text{kHz}$ input voltage. Likewise,




FIGURE 6: Opamp used in simulations.



FIGURE 7: Simulated $i_{in} - v_{in}$ characteristics for $f = 600$ Hz, 1 kHz, and 1.5 kHz.

TABLE 4: MOS transistors' aspect ratio for Figure 6.

Transistor	W/L
M_{b1}	$50 \mu\text{m}/2 \mu\text{m}$
$M_{b2}-M_{b3}$	$100 \mu\text{m}/2 \mu\text{m}$
$M_{n1}-M_{n2}$	$200 \mu\text{m}/0.5 \mu\text{m}$
$M_{p1}-M_{p2}$	$50 \mu\text{m}/0.5 \mu\text{m}$
M_{p3}	$200 \mu\text{m}/0.5 \mu\text{m}$

the obtained $i_{in_b} - v_{in}$ characteristics, for Figure 1(b) for $f = 400$ Hz, 700 Hz, and 2 kHz, are demonstrated in Figure 9 with the corresponding time-domain behavior shown in Figure 10 for a 700 Hz input voltage.

FIGURE 8: Time-domain behavior of the circuit in Figure 1(a) for $f = 1$ kHz.

The effect of r_2 in the operation of the topology in Figure 1(b) has also been studied under the conditions $r_2 = 0.4r_1$, $0.56r_1$, and $0.7r_1$, which sets $\alpha = 0.26$, 0.36 , and 0.41 , respectively. The derived $i_{in_b} - v_{in}$ characteristics, for $f = 700$ Hz, are given in Figure 11.

5.2. Simulation Results: With M_1 Linearization. The improved linear resistor shown in Figure 5 was also used for linearizing transistor M_1 . The power supply voltage was equal to 2 V and the aspect ratio of M_1-M_2 and M_5-M_6 was $1 \mu\text{m}/2 \mu\text{m}$, while for M_3-M_4 it was $3.2 \mu\text{m}/2 \mu\text{m}$. Considering a sinusoidal input with 700 mV amplitude and variable frequency, the obtained $i_{in_b} - v_{in}$ characteristics, for the circuit in Figure 1(a), derived at the same conditions as in the previous subsection, and for $f = 600$ Hz, 1 kHz, and 1.5 kHz, are demonstrated in Figure 12. The corresponding




FIGURE 9: Simulated i_{in_b} - v_{in} characteristics for $f = 400$ Hz, 700 Hz, and 2 kHz.




FIGURE 10: Time-domain behavior of the circuit in Figure 1(b) for $f = 700$ Hz.




FIGURE 11: Simulated i_{in_b} - v_{in} characteristics for $\alpha = 0.26$, 0.36, and 0.41.

time-domain behavior is depicted in Figure 13 for a 1 kHz input voltage.

In a similar way, the plots for the circuit in Figure 1(b), obtained at the same conditions as in the previous subsection, are given in Figure 14. The time-domain behavior is given in Figure 15 for a 700 Hz input voltage.

5.3. Experimental Results. In the first of a series of experimental tests, the circuit of Figure 1(a) was constructed using 741 opamps powered by a ± 15 V supply. The resistor and capacitor values used were $R_1 = R_2 = 820 \Omega$ and $C_1 = C_2 = 470$ nF ensuring that $\tau_1 = \tau_2$. Transistors M_1 and M_2 were taken from Fairchild's dual complementary pair CD4007CN chip. The DC biasing voltages used were $V_{dc_1} = 4.6$ V, $V_{dc_2} = 1.12$ V, and $= 1$ V_{pp}. The current i_{in_a} was measured by inserting a 10Ω resistor in series with v_{in} and measuring the voltage drop across this resistor using an

instrumentation amplifier with a gain of 10; that is, $i_{in_a} = v_{10\Omega}$. The results of v_{in} versus i_{in_a} are shown in Figure 16 for several frequencies starting at 1 kHz with the pinch point remaining nearly constant for $V_{dc_2} = 1.12$ V. Note that this result is consistent with (22) where SPICE models for the CD4007 (the actual value of V_T is both foundry and process dependent but unfortunately actual data on the CD4007CN chips used was not available) place V_T in the order of around 2~2.3V. Bending of the lobes can be observed towards a downward trend when the frequency is decreased below 1 kHz and upwards when the frequency is increased above 1 kHz. The usable range of this circuit was found to be from 300 Hz to 10 kHz. Note that the lower frequency limit on the operation of the circuit (300 Hz) is also consistent with (25) where, for $V_{dc_2} = (1/2)(V_{dc_1} - V_T)$, $R_1 = 820 \Omega$, $C_1 = 470$ nF, with $\tau_1 = \tau_2$, yields a calculated value of $\omega_{1,2} = 292$ Hz. The upper frequency limit was observed when the lobes




FIGURE 12: Simulated i_{in_a} - v_{in} characteristics for the circuit in Figure 1(a) with $f = 600$ Hz, 1 kHz, and 1.5 kHz and linearization of M_1 .




FIGURE 13: Time-domain behavior of the circuit in Figure 1(a) for $f = 1$ kHz and linearization of M_1 .

of the pinch hysteresis were too close to be distinguishable and in addition would also be set by limitations associated with A_2 losing gain in its closed-loop configuration with M_2 .

In a second experimental test, the circuit of Figure 1(b) was set up and the resistor and capacitor values used were $R_1 = r_2 = 2$ k Ω and $C_1 = C_2 = 470$ nF ensuring that $\tau_z = \tau_1$. The current i_{in_b} was likewise measured through a 10 Ω resistor using an instrumentation amplifier set to a gain of 10. Resistor r_1 was adjusted by a potentiometer at a value of $r_1 = 1031$ Ω which set $\alpha = 0.34$. Input voltages were set at $V_{dc} = 4$ V and $A = 3$ V_{pp} and the initial frequency was set at 700 Hz. The results shown in Figure 17 indicate that the pinch point and symmetry of the lobes are highly dependent on the input frequency. For this configuration, pinching was lost for frequencies below 300 Hz and above 10 kHz.




FIGURE 14: Simulated i_{in_b} - v_{in} characteristics for the circuit in Figure 1(b) with $f = 400$ Hz, 700 Hz, and 2 kHz and linearization of M_1 .

Finally, it should be mentioned that the circuits of Figures 1(a) and 1(b) were also tested using different time constants such as $\tau_1 \neq \tau_2$ and $\tau_1 \neq \tau_z$ and all results not shown here were consistent with the expected theory.

6. Conclusion

Two simple nonlinear circuits that exhibit unipolar pinched hysteresis behavior were presented in this paper. The multiplication-type nonlinearity between a state variable and its past history, as given in (1), is fundamental in obtaining pinched hysteresis although the past history can also be replaced by the rate of change of the present state as shown in [3]. In this work, this multiplication is simply achieved







FIGURE 15: Time-domain behavior of the circuit in Figure 1(b) for $f = 700$ Hz and linearization of M_1 .




(a)



(b)



(c)



(d)

FIGURE 16: (a) Experimental results of the plot of $v_{in}(t)$ and $i_{in}(t)$ at 1 kHz for the circuit of Figure 1(a). (b) Oscilloscope trace of the pinched hysteresis loop of the memristor emulator circuit of Figure 1(a) at 1 kHz, (c) at 600 Hz, and (d) at 1.5 kHz.




FIGURE 17: (a) Experimental results of the plot of $v_{in}(t)$ and $i_{in_b}(t)$ at 700 Hz for the circuit of Figure 1(b). (b) Oscilloscope trace of the pinched hysteresis loop at 700 Hz, (c) at 400 Hz, and (d) at 2 kHz.

using the MOS transistor transconductance equation. The proposed circuits have been analyzed, their pinch points were determined, and their behavior was verified in Matlab and experimentally. A method of linearization that enables the elimination of undesired higher-order nonlinear terms was also examined and verified via simulations in Cadence. Of significant importance in this work is the clarification of the role played by the charge holding capacitor in the value of the charge-controlled memristance. We argue that, in all solid-state devices that have been fabricated and that show pinched hysteresis, a parasitic capacitor combined with a modulation-type (multiplication-type) nonlinearity is behind the appearance of this behavior. Arguably, the authors of [18] conclude that both “memory resistance and memory capacitance must coexist.”

Conflicts of Interest

The authors declare that they have no conflicts of interest.



Acknowledgments

The authors would like to acknowledge the support of the Natural Sciences and Engineering Research Council (NSERC) of Canada in this work and Mr. Abdulwadood Al-Ali in the preparation and the carrying out of the experiments.

References

- [1] Z. Biolek, D. Biolek, and V. Biolková, “Specification of one classical fingerprint of ideal memristor,” *Microelectronics Journal*, vol. 46, no. 4, pp. 298–300, 2015.
- [2] F. Corinto, P. P. Civalleri, and L. O. Chua, “A theoretical approach to memristor devices,” *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 5, no. 2, pp. 123–132, 2015.
- [3] M. E. Fouda, A. S. Elwakil, and A. G. Radwan, “Pinched hysteresis with inverse-memristor frequency characteristics in some nonlinear circuit elements,” *Microelectronics Journal*, vol. 46, no. 9, article no. 3861, pp. 834–838, 2015.

- [4] A. Ascoli, R. Tetzlaff, Z. Biolek, Z. Kolka, V. Biolkova, and D. Biolek, "The art of finding accurate memristor model solutions," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 5, no. 2, pp. 133–142, 2015.
- [5] S. Vongehr and X. Meng, "The missing memristor has not been found," *Scientific Reports*, vol. 5, Article ID 11657, 2015.
- [6] A. S. Elwakil, M. E. Fouda, and A. G. Radwan, "A simple model of double-loop hysteresis behavior in memristive elements," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 60, no. 8, pp. 487–491, 2013.
- [7] M. T. Abuelma'Atti and Z. J. Khalifa, "A continuous-level memristor emulator and its application in a multivibrator circuit," *AEU - International Journal of Electronics and Communications*, vol. 69, no. 4, pp. 771–775, 2015.
- [8] C. Sánchez-López, M. A. Carrasco-Aguilar, and C. Muñoz-Montero, "A 16 Hz-160 kHz memristor emulator circuit," *AEU - International Journal of Electronics and Communications*, vol. 69, no. 9, pp. 1208–1219, 2015.
- [9] A. G. Alharbi, Z. J. Khalifa, M. E. Fouda, and M. H. Chowdhury, "Memristor emulator based on single CCII," in *Proceedings of the 27th International Conference on Microelectronics, ICM 2015*, pp. 174–177, IEEE, Casablanca, Morocco, December 2015.
- [10] C. Yang, S. Cho, M. P. Sah, H. Kim, and K.-S. Jung, "Memristor emulator with off-the-shelf solid state components for memristor application circuits," in *Proceedings of the 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications, CNNA 2012*, IEEE, Piscataway, NJ, USA, August 2012.
- [11] A. I. Hussein and M. E. Fouda, "A simple MOS realization of current controlled memristor emulator," in *Proceedings of the 2013 25th International Conference on Microelectronics, ICM 2013*, IEEE, Beirut, Lebanon, December 2013.
- [12] A. Elwakil, B. Maundy, and C. Psychalinos, "On the pinched hysteresis behavior in a state-controlled resistor," *AEU - International Journal of Electronics and Communications*, vol. 74, pp. 171–175, 2017.
- [13] R. Mutlu and E. Karakulak, "Emulator circuit of TiO_2 memristor with linear dopant drift made using analog multiplier," in *Proceedings of the 2010 7th National Conference on Electrical, Electronics and Computer Engineering, ELECO 2010*, pp. 380–384, Bursa, Turkey, December 2010.
- [14] A. G. Alharbi, M. E. Fouda, Z. J. Khalifa, and M. H. Chowdhury, "Simple generic memristor emulator for voltage-controlled models," in *Proceedings of the 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)*, pp. 1–4, Abu Dhabi, United Arab Emirates, October 2016.
- [15] Y. Babacan and F. Kaçar, "Floating memristor emulator with subthreshold region," *Analog Integrated Circuits and Signal Processing*, vol. 90, no. 2, pp. 471–475, 2017.
- [16] M. T. Abuelma'Atti and Z. J. Khalifa, "A new floating memristor emulator and its application in frequency-to-voltage conversion," *Analog Integrated Circuits and Signal Processing*, vol. 86, no. 1, pp. 141–147, 2016.
- [17] Z. B. Yan and J.-M. Liu, "Coexistence of high performance resistance and capacitance memory based on multilayered metal-oxide structures," *Scientific Reports*, vol. 3, article no. 2482, 2013.
- [18] I. Salaoru, Q. Li, A. Khiat, and T. Prodromakis, "Coexistence of memory resistance and memory capacitance in TiO_2 solid-state devices," *Nanoscale Research Letters*, vol. 9, no. 1, pp. 1–7, 2014.
- [19] N. Tadić and D. Gobović, "A voltage-controlled resistor in CMOS technology using bisection of the voltage range," *IEEE Transactions on Instrumentation and Measurement*, vol. 50, no. 6, pp. 1704–1710, 2001.
- [20] B. Maundy, S. Gift, and P. Aronhime, "Practical voltage/current-controlled grounded resistor with dynamic range extension," *IET Circuits, Devices and Systems*, vol. 2, no. 2, pp. 201–206, 2008.
- [21] M. Kushima, M. Inaba, and K. Tanno, "Linear and compact floating node voltage-controlled variable resistor circuit," *IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences*, vol. E89-A, no. 2, pp. 459–460, 2006.
- [22] B. Maundy and M. Maini, "A comparison of three multipliers based on the Vgs2 technique for low-voltage applications," *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, vol. 50, no. 7, pp. 937–940, 2003.




Hindawi

Submit your manuscripts at
<https://www.hindawi.com>

