# Novel Basic Block of Multilevel Inverter Using Reduced Number of On-State Switches and Cascaded Circuit Topology 

Aparna Prayag ${ }^{1}$ and Sanjay Bodkhe ${ }^{2}$<br>${ }^{1}$ Department of Electrical Engineering, G. H. Raisoni College of Engineering, CRPF Gate No. 3, Hingna Road, Digdoh Hills, Nagpur, Maharashtra 440016, India<br>${ }^{2}$ Department of Electrical Engineering, Shri Ramdeobaba College of Engineering \& Management, Ramdeo Tekdi, Gittikhadan, Katol Road, Nagpur 440013, India<br>Correspondence should be addressed to Sanjay Bodkhe; bodkhesb@rknec.edu

Received 22 November 2016; Revised 7 March 2017; Accepted 21 March 2017; Published 18 April 2017
Academic Editor: George E. Tsekouras
Copyright © 2017 Aparna Prayag and Sanjay Bodkhe. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.


#### Abstract

In this paper a basic block of novel topology of multilevel inverter is proposed. The proposed approach significantly requires reduced number of dc voltage sources and power switches to attain maximum number of output voltage levels. By connecting basic blocks in series a cascaded multilevel topology is developed. Each block itself is also a multilevel inverter. Analysis of proposed topology is carried out in symmetric as well as asymmetric operating modes. The topology is investigated through computer simulation using MATLAB/Simulink and validated experimentally on prototype in the laboratory.


## 1. Introduction

Recently, multilevel inverter technology has become popular in industry for medium and high voltage applications. HiTech industry demands quality electric power that multilevel inverter technology can supply. Multilevel inverter uses number of power semiconductor devices, dc sources (batteries/capacitors) to synthesize staircase output voltage waveform. By increasing number of levels the output voltage waveform approaches near to sine wave improving its quality. As compared to traditional two-level inverter it generates high quality output voltage using low switching frequency with low harmonic distortion. Other advantages of this technology are lower switching losses, have more efficiency, have low voltage stress on power switches, have low electromagnetic interference, and have low $d v / d t$ stress on load. Due to these advantages they found wide applications in adjustable speed drives, HVDC, FACTS, wind farms, photovoltaic systems, electric vehicles, and so on [1-3].

The popular commercially available topologies of multilevel inverter are neutral point clamped (NPC) proposed by Nabae et al. [4], flying capacitor (FC) proposed by

Meynard and Foch [5], and cascaded H bridge (CHB) proposed by Peng and Lai [6]. NPC is also known as diode clamped (DC) multilevel inverter which is well-known as first generation of multilevel technology. It was basically a threelevel inverter and known as state-of-the-art of multilevel technology. The FC topology is an alternative to NPC topology which uses capacitors in ladder form to clamp voltage instead of diodes. To generate higher levels both topologies, NPC and FC, require many components and also suffer due to capacitor voltage imbalance problem [7]. In CHB, H -bridges with separate dc sources of equal magnitude are connected in series. This characteristic makes the topology modular. Total output voltage is obtained by adding voltages generated by each H-bridge. Each H-bridge generates three voltage levels. This is an appropriate topology to generate large number of levels as it requires less number of components.

Recently, some new multilevel inverter topologies have been presented. It includes asymmetric and/or hybrid inverters [8]. In asymmetric topology unequal dc source magnitudes are used while hybrid inverters are designed by using different topologies, applying different modulation techniques or semiconductor technologies.

Nowadays, research is engaged to develop novel topologies with objectives to reduce number of components, dc sources, and complexity of the circuit [9-12]. Total harmonic distortion for output voltage waveform, power losses, and voltage stress on power switches are also optimization factors while designing novel topologies [13]. Some of the recently proposed multilevel inverter topologies with reduced power switch count are reviewed and analysed in [14].
1.1. Related Work. In order to increase the number of output voltage levels, various new cascaded topologies are presented. In [15], a new basic unit for a cascaded multilevel inverter is proposed. By the series connection of several basic units, a cascaded multilevel inverter can generate positive levels at the output. In order to generate all voltage levels an H-bridge is added to the proposed inverter. Four different algorithms are proposed to determine the magnitude of the dc voltage sources, to generate even and odd voltage levels at the output.

In [16], a novel 17 -level inverter configuration is presented. This configuration is formed by cascading a threelevel flying capacitor and three floating capacitor H-bridges. It uses single dc power supply. It can control capacitor voltage during inverter switching cycles.

A new type of cascaded modular multilevel inverters (CMMLIs) is presented in [17]. It can produce a considerable number of output voltage levels with a reasonable number of components. Two same basic units are connected in each series stage of the proposed CMMLI. To determine an appropriate value for the dc sources' magnitude four different algorithms are also presented in this paper.

A new module named Envelope Type (E-Type) module for cascaded multilevel inverter is proposed in [18]. It can generate 13 levels with reduced components. In [19], a new general multilevel inverter topology based on cascade connection of submultilevel units is presented. This topology uses reduced switching components, dc voltage sources, and blocked voltage by switches. The topology can be used in high voltage applications as it uses the switches with low voltage rating. In [20], single phase $\pi$-type five-level inverter using three-terminal switch-network is proposed. For multilevel power inversion this new structure is suitable with low dcbus voltage. Using only four active power switches five-level operation can be attained.

A new cascaded seven-level inverter is developed in [21]. It uses single dc source and switched capacitor technique. The proposed topology substitutes all the separate dc voltage sources with capacitors, as compared with the conventional cascaded multilevel inverter. In [22], a new topology of six-level inverter is proposed. It consists of flying capacitor inverter units inside and two-level inverter units outside. It is suitable for medium-voltage high power applications. A new symmetric cascade multilevel inverters structure is presented in [23]. This structure requires minimum number of power electronic components, gate driver circuits, a power diode, and a dc voltage source. In [24], a new method for generating higher number of output voltage levels by stacking multilevel converters with lower voltage space vector structures is presented. Low voltage devices are used in


Figure 1: Basic block of proposed multilevel inverter topology.
stacked structure. It can be used in electric vehicles as direct battery drive is possible. A new fundamental switchladder multilevel inverter structure and cascade switchladder multilevel inverter topology are presented in [25]. To generate maximum number of levels with minimum number of switching elements, dc sources, and voltage on switches, the proposed cascade topology is optimized.

In this paper, a basic unit of new multilevel inverter topology is suggested. This single unit can generate different output voltage levels. Also in order to generate higher levels a cascaded topology with series connection of basic blocks is proposed. The detailed working of proposed topology is presented. Also, analysis is carried out in both symmetric and asymmetric operating modes. The proposed structure uses minimum number of on-state switches and dc sources as compared to topologies presented in literature.

The rest of the paper is organized as follows. Section 2 presents basic block of proposed topology. Detailed operation of proposed topology is described in this section. In Section 3 a generalized cascaded circuit topology and seven different combinations to select magnitude of dc voltage sources for this circuit are addressed. Section 4 contains calculation of standing voltage of switches. Section 5 presents the comparison among seven different combinations as well as with conventional topologies of CHB. Simulation and experimental results for laboratory prototype are given in Section 6. Finally conclusions are summarized in Section 7.

## 2. Proposed Topology

The basic block of proposed multilevel inverter topology is shown in Figure 1. It consists of eight power semiconductor switches ( $\mathrm{PS}_{1}, \mathrm{PS}_{2}, \mathrm{PS}_{3}, \mathrm{PS}_{4}, \mathrm{PS}_{5}, \mathrm{PS}_{6}, \mathrm{PS}_{7}$, and $\mathrm{PS}_{8}$ ) and two

TABLE 1: Switching sequence and output voltages of proposed topology.

| Sw. mode | $\mathrm{PS}_{1}$ | $\mathrm{PS}_{2}$ | $\mathrm{PS}_{3}$ | $\mathrm{PS}_{4}$ | $\mathrm{PS}_{5}$ | $\mathrm{PS}_{6}$ | $\mathrm{PS}_{7}$ | $\mathrm{PS}_{8}$ | Output voltage |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $V_{X}+V_{Y}$ |
| 2 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | $V_{X}$ |
| $2^{\prime}$ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $V_{X}-V_{Y}$ |
| 3 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | $V_{Y}$ |
| 4 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| $4^{\prime}$ | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 5 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| $5^{\prime}$ | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 6 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| $6^{\prime}$ | 1 | 0 | 0 | 0 | 1 | 0 | 0 | $-V_{Y}$ |  |
| 7 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | $-V_{X}+V_{Y}$ |
| 8 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | $-V_{X}$ |
| $8^{\prime}$ | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | $-V_{X}-V_{Y}$ |
| 9 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |  |

TABLE 2: Output voltage levels and magnitudes for symmetric and asymmetric mode of operation.

| Sr. number | Output voltage | Symmetric mode <br> $V_{A B}$ for | Asymmetric mode |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  | $V_{X}=V_{Y}=E$ | $V_{A B}$ for |  |
| 1 | $V_{X}+V_{Y}$ | $2 E$ | $V_{X}=2 E, V_{Y}=E$ | $V_{A B}$ for |
| 2 | $V_{X}$ | $E$ | $3 E$ | $V_{X}=3 E, V_{Y}=E$ |
| 3 | $V_{X}-V_{Y}$ | 0 | $2 E$ | $4 E$ |
| 4 | $V_{Y}$ | $E$ | $E$ | $3 E$ |
| 5 | 0 | 0 | 0 | $2 E$ |
| 6 | $-V_{Y}$ | $-E$ | $-E$ | $E$ |
| 7 | $-V_{X}+V_{Y}$ | 0 | $-E$ | 0 |
| 8 | $-V_{X}$ | $-E$ | $-2 E$ | $-E$ |
| 9 | $-V_{X}-V_{Y}$ | $-2 E$ | $-3 E$ | $-2 E$ |

dc voltage sources ( $V_{X}$ and $V_{Y}$ ). When voltage sources are of equal magnitude $\left(V_{X}=V_{Y}=E\right)$, the basic block operates in symmetric mode and generates five levels at output (two positive, two negative, and zero). However in order to generate more output levels unequal magnitudes of voltage sources can be selected and the basic block operates in asymmetric mode.
(i) Case I: $V_{X}=2 \times V_{Y}$; it can generate seven levels at output (three positive, three negative, and zero).
(ii) Case II: $V_{X}=3 \times V_{Y}$; it can generate nine levels at output (four positive, four negative, and zero).

Table 1 shows switching sequence and output voltages generated for both symmetric and asymmetric mode of operation.
2.1. Operation of Basic Block of Proposed Topology. The operation of proposed topology is explained using single phase basic block shown in Figure 1. It consists of two voltage sources $V_{X}$ and $V_{Y}$ and eight semiconductor switches. Each switch consists of a MOSFET/IGBT with antiparallel diode
and has two operating states. The sequence of operation of all possible states is shown in Figure 2. It is seen that only three switches are conducting in any switching mode. The load is supplied by different voltage levels. According to magnitude of voltage sources selected the same basic block generates five-level, seven-level, or nine-level output voltage as shown in Table 2.

## 3. Generalized Cascaded Circuit Topology

The generalized cascaded circuit can be formed by connecting $n$ number of basic blocks in series. The number of output voltage levels increases by this series connection. Figure 3 shows generalized cascaded circuit. The sum of output voltages of all the blocks connected in series gives total output voltage of cascaded circuit.

$$
\begin{align*}
& V_{L}=V_{01}+V_{02}+\cdots+V_{0 n} \\
& V_{L}=\sum_{k=1}^{n} V_{0 n} . \tag{1}
\end{align*}
$$



Sw. mode 1, $V_{A B}=V_{X}+V_{Y}$


Sw. mode $3, V_{A B}=V_{X}-V_{Y}$



IGURE 2: Continued.


Figure 2: Sequence of operation of all possible states of proposed multilevel inverter topology.


Figure 3: Cascaded circuit multilevel inverter topology.

Here $k$ is number of units connected in series to form cascaded circuit.

The following expressions present number of power switches and number of dc sources required for cascaded circuit of proposed topology.

$$
\begin{align*}
& N_{\mathrm{PS}}=8 \times n  \tag{2}\\
& N_{\mathrm{dc}}=2 \times n .
\end{align*}
$$

Different combination of dc voltage source magnitudes can be selected for operation of this cascaded circuit. It can enrich performance of multilevel inverter and can also increase the number of levels. Seven different combinations to select magnitude of dc voltage sources are discussed here.
3.1. First Combination (C1). This arrangement consists of series connection of $n$ basic blocks with equal magnitude of dc voltage sources called symmetric blocks. The following equations can be written:

$$
\begin{align*}
V_{X(k)} & =V_{Y(k)}=E \quad \text { where } k=1,2,3, \ldots, n \\
V_{m}^{k} & =2 E  \tag{3}\\
V_{m} & =2 n E .
\end{align*}
$$

$V_{m}^{k}$ is maximum output voltage of $k$ th block and $V_{m}$ is total maximum output voltage of cascaded circuit. The number of levels obtained in this combination is

$$
\begin{equation*}
N_{l}=4 n+1 \tag{4}
\end{equation*}
$$

Consider that two basic blocks are connected in this arrangement, and then according to above equations the following calculations can be written:

$$
\begin{align*}
V_{X(1)} & =V_{Y(1)}=V_{X(2)}=V_{Y(2)}=E \\
V_{m}^{1} & =V_{m}^{2}=2 E  \tag{5}\\
V_{m} & =4 E \\
N_{l} & =9 .
\end{align*}
$$



FIgure 4: Simulation result for nine-level cascaded circuit of multilevel inverter. (a) Output Voltage. (b) Load current. (c) Harmonic contents of output voltage.

In this arrangement four dc sources of equal magnitudes are used. Figure 4 shows that simulation results for the arrangement with $E$ are equal to 50 V .
3.2. Second Combination (C2). The magnitude of dc voltage sources can be selected as follows for this structure:

$$
\begin{align*}
& V_{X(k)}=2 E, \\
& V_{Y(k)}=E . \tag{6}
\end{align*}
$$

Other equations are

$$
\begin{align*}
V_{m}^{k} & =3 E \\
V_{m} & =3 n E  \tag{7}\\
N_{l} & =6 n+1,
\end{align*}
$$

where $N_{l}, n$ represent the number of levels and number of basic blocks connected in series.

To illustrate the structure, two basic blocks are considered for cascaded circuit, which gives the following calculations:

$$
\begin{align*}
V_{X(1)} & =V_{X(2)}=2 E ; \\
V_{Y(1)} & =V_{Y(2)}=E \\
V_{m}^{1} & =V_{m}^{2}=3 E ;  \tag{8}\\
V_{m} & =6 E \\
N_{l} & =13 .
\end{align*}
$$

In this structure four dc sources of two varieties of magnitude and 16 switches generate 13 levels of output
voltage with maximum and minimum level of $+6 E$ and $-6 E$, respectively. Figure 5 shows simulation results. $E$ is supposed to be 50 V .
3.3. Third Combination (C3). Proposed values of dc voltage sources in this structure are described with the following equation:

$$
\begin{align*}
& V_{X(k)}=3 E,  \tag{9}\\
& V_{Y(k)}=E .
\end{align*}
$$

It results in

$$
\begin{align*}
V_{m}^{k} & =4 E \\
V_{m} & =4 n E  \tag{10}\\
N_{l} & =8 n+1 .
\end{align*}
$$

This mode of operation is explained assuming two basic blocks connected in series which gives the following results:

$$
\begin{align*}
V_{X(1)} & =V_{X(2)}=3 E ; \\
V_{Y(1)} & =V_{Y(2)}=E \\
V_{m}^{1} & =V_{m}^{2}=4 E ;  \tag{11}\\
V_{m} & =8 E \\
N_{l} & =17 .
\end{align*}
$$

Output voltage waveform of this 17 level inverter based on this structure is shown in Figure 6. $E$ is supposed to be 50 V .


Figure 5: Simulation result for thirteen-level cascaded circuit of multilevel inverter. (a) Output voltage. (b) Load current. (c) Harmonic contents of output voltage.


Figure 6: Simulation result for seventeen-level cascaded circuit of multilevel inverter. (a) Output voltage. (b) Load current. (c) Harmonic contents of output voltage.
3.4. Fourth Combination (C4). In this combination the values of dc voltage sources are determined according to the following equation:

$$
\begin{align*}
& V_{X(k)}=2 V_{Y(k)} \\
& V_{Y(k)}=2^{(k-1)} E . \tag{12}
\end{align*}
$$

For this combination other equations can be written as

$$
\begin{align*}
V_{m}^{k} & =3 \times 2^{(k-1)} \times E \\
V_{m} & =3 \times\left(2^{n}-1\right) \times E  \tag{13}\\
N_{l} & =\left(3 \times 2^{n+1}\right)-5
\end{align*}
$$



Figure 7: Simulation result for nineteen level cascaded circuit of multilevel inverter. (a) Output voltage. (b) Load current. (c) Harmonic contents of output voltage.

In the above equations, $N_{l}, n$ represent the number of output voltage levels and number of basic blocks used in series.

To analyse the structure, two fundamental blocks are assumed for cascaded circuit. The values of sources, according to (12), can be calculated as

$$
\begin{align*}
V_{X(1)} & =2 E, \\
V_{Y(1)} & =E ; \\
V_{X(2)} & =4 E \\
V_{Y(2)} & =2 E \\
V_{m}^{1} & =3 E  \tag{14}\\
V_{m}^{2} & =6 E ; \\
V_{m} & =9 E \\
N_{\text {level }} & =19 .
\end{align*}
$$

Considering the above, employing four dc sources with three varieties of magnitude and 16 switches, 19 levels of output voltage are obtainable with maximum and minimum level of $+9 E$ and $-9 E$, respectively. Figure 7 shows simulation results. $E$ is assumed to be 50 V .
3.5. Fifth Combination (C5). The following equations are used for this combination:

$$
\begin{aligned}
V_{X(k)} & =V_{Y(k)}=5^{(k-1)} E \\
V_{m}^{k} & =2 \times 5^{(k-1)} \times E
\end{aligned}
$$

$$
\begin{align*}
& V_{m}=\frac{\left(5^{n}-1\right)}{2} \times E \\
& N_{l}=5^{n} . \tag{15}
\end{align*}
$$

To illustrate the arrangement, two-block cascaded circuit is assumed, which gives the following calculations:

$$
\begin{align*}
V_{X(1)} & =V_{Y(1)}=E ; \\
V_{X(2)} & =V_{Y(2)}=5 E \\
V_{m}^{1} & =2 E ;  \tag{16}\\
V_{m}^{2} & =10 E \\
V_{m} & =12 E \\
N_{l} & =25 .
\end{align*}
$$

In this structure, using 16 switches, 25 levels of output voltage can be generated. Figure 8 shows simulation results. $E$ is supposed to be 20 V .
3.6. Sixth Combination (C6). The following equations are written for this structure. It gives considerable increment in the number of output voltage levels.

$$
\begin{aligned}
& V_{X(k)}=3 V_{Y(k)} \\
& V_{Y(k)}=3^{(k-1)} E
\end{aligned}
$$



FIGURE 8: Simulation result for twenty-five-level cascaded circuit of multilevel inverter. (a) Output voltage. (b) Load current. (c) Harmonic contents of output voltage.

$$
\begin{align*}
& V_{m}^{k}=4 \times 3^{(k-1)} \times E \\
& V_{m}=2 \times\left(3^{n}-1\right) \times E \\
& N_{l}=\left(4 \times 3^{n}\right)-3 . \tag{17}
\end{align*}
$$

Here, $n$ is number of basic blocks connected in series.
Illustration is carried out for this arrangement with twoblock cascaded circuit, which gives the following results:

$$
\begin{align*}
V_{X(1)} & =3 E, \\
V_{Y(1)} & =E ; \\
V_{X(2)} & =9 E, \\
V_{Y(2)} & =3 E  \tag{18}\\
V_{m}^{1} & =4 E, \\
V_{m}^{2} & =12 E ; \\
V_{m} & =16 E \\
N_{l} & =33
\end{align*}
$$

In this case 33 levels of output voltage can be produced with maximum and minimum level of $+16 E$ and $-16 E$, respectively. Figure 9 shows simulation results. $E$ is supposed to be 20 V .
3.7. Seventh Combination (C7). For this case values of sources are determined by the following equations:

$$
\begin{align*}
& V_{X(k)}=2 \times 7^{(k-1)} E  \tag{19}\\
& V_{Y(k)}=7^{(k-1)} E
\end{align*}
$$

Other equations are

$$
\begin{align*}
& V_{m}^{k}=3 \times 7^{(k-1)} \times E \\
& V_{m}=\frac{\left(7^{n}-1\right)}{2} \times E  \tag{20}\\
& N_{l}=7^{n}
\end{align*}
$$

where $N_{l}, n$ represent the number of levels and number of basic blocks connected in series.

For example, in cascaded circuit of multilevel inverter with two basic blocks the following calculations are carried out:

$$
\begin{align*}
V_{X(1)} & =2 E \\
V_{Y(1)} & =E \\
V_{X(2)} & =14 E \\
V_{Y(2)} & =7 E \\
V_{m}^{1} & =3 E  \tag{21}\\
V_{m}^{2} & =21 E \\
V_{m} & =24 E \\
N_{l} & =49
\end{align*}
$$



Figure 9: Simulation result for thirty-three-level cascaded circuit of multilevel inverter. (a) Output voltage. (b) Load current. (c) Harmonic contents of output voltage.

Simulation results for this 49-level multilevel inverter are shown in Figure 10. $E$ is supposed to be 20 V for the instance.

Illustration is carried out using two blocks in series for all the above combinations of cascaded multilevel inverter. From simulation results it is seen that, for combinations one to seven, the number of levels of output voltage increases as 9 , $13,17,19,25,33$, and 49 . And as the number of levels increases harmonic contents decrease improving its quality.

## 4. Calculation of Standing Voltage of Switches

Standing voltage or blocking voltage of switches is an important parameter. By considering maximum amount of blocked voltage by switches overall cost of inverter can be calculated. The total cost of inverter reduces with reduction in maximum amount of blocked voltage by switches. Therefore it is necessary to consider maximum voltage blocked by each switch. According to basic block shown in Figure 1 standing or blocking voltage of different switches can be expressed as follows:

$$
\begin{equation*}
V_{\mathrm{PS}, 1}=V_{\mathrm{PS}, 2}=V_{\mathrm{PS}, 3}=V_{\mathrm{PS}, 7}=V_{X} . \tag{22}
\end{equation*}
$$

In (22), $V_{\mathrm{PS}, 1}, V_{\mathrm{PS}, 2}, V_{\mathrm{PS}, 3}, V_{\mathrm{PS}, 7}$ represent maximum amount of blocked voltage by switches $\mathrm{PS}_{1}, \mathrm{PS}_{2}, \mathrm{PS}_{3}$, and $\mathrm{PS}_{7}$, respectively.

$$
\begin{equation*}
V_{\mathrm{PS}, 5}=V_{\mathrm{PS}, 6}=V_{Y} . \tag{23}
\end{equation*}
$$

In (23), $V_{\mathrm{PS}, 5}, V_{\mathrm{PS}, 6}$ represent maximum amount of blocked voltage by switches $\mathrm{PS}_{5}$ and $\mathrm{PS}_{6}$, respectively.

$$
\begin{equation*}
V_{\mathrm{PS}, 4}=V_{\mathrm{PS}, 8}=\left(V_{X}+V_{Y}\right) . \tag{24}
\end{equation*}
$$

In (24), $V_{\mathrm{PS}, 4}, V_{\mathrm{PS}, 8}$ represent maximum amount of blocked voltage by switches $\mathrm{PS}_{4}$ and $\mathrm{PS}_{8}$, respectively. Therefore, total amount of blocked voltage by all the switches used in basic block can be expressed as follows:

$$
\begin{equation*}
V_{b}=\left(6 V_{X}+4 V_{Y}\right) . \tag{25}
\end{equation*}
$$

Now consider cascaded circuit as shown in Figure 3. The maximum amount of blocked voltage by this circuit having $n$ blocks connected in series, $V_{b t}$, can be expressed as follows:

$$
\begin{align*}
V_{b t}= & V_{b 1}+V_{b 2}+\cdots+V_{b n} \\
V_{b t}= & 6\left(V_{X 1}+V_{X 2}+\cdots+V_{X n}\right)  \tag{26}\\
& +4\left(V_{Y 1}+V_{Y 2}+\cdots+V_{Y n}\right) .
\end{align*}
$$

To improve performance of multilevel inverter and to increase number of output voltage levels it is possible to select different combinations of dc voltage sources. To choose magnitudes of dc voltage sources seven different combinations are presented here. For these seven combinations magnitude of dc sources, maximum output voltage generated $\left(V_{m}\right)$, number of output voltage levels $\left(N_{l}\right)$, variety in values of dc sources $\left(N_{v}\right)$, and total maximum voltage blocked by switches $\left(V_{b t}\right)$ are calculated and shown in Table 3.

## 5. Comparison

All the seven combinations are compared with each other. Figure 11 compares number of switches required to generate particular number of output voltage levels. It is seen that sixth and seventh combination (C6 and C7) require less number of switches to generate particular number of output voltage levels.
Table 3: Different combinations of magnitudes of dc sources and related parameters.

| Combination number | DC voltage source magnitudes | $V_{m}^{k}{ }^{-}$ | $V_{m}$ | $N_{l}$ | $N_{v}$ | $V_{b t}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| First (C1) | $\begin{gathered} V_{X(k)}=V_{Y(k)}=E \\ \text { for } k=1,2,3, \ldots, n \end{gathered}$ | $2 E$ | $2 n E$ | $4 n+1$ | 1 | $10 n E$ |
| Second (C2) | $\begin{gathered} V_{X(k)}=2 E, \\ V_{Y(k)}=E \\ \text { for } k=1,2,3, \ldots, n \end{gathered}$ | $3 E$ | $3 n E$ | $6 n+1$ | 2 | $16 n E$ |
| Third (C3) | $\begin{gathered} V_{X(k)}=3 E, \\ V_{Y(k)}=E \\ \text { for } k=1,2,3, \ldots, n \end{gathered}$ | $4 E$ | $4 n E$ | $8 n+1$ | 2 | $22 n E$ |
| Fourth (C4) | $\begin{gathered} V_{X(k)}=2 V_{Y(k)}, \\ V_{Y(k)}=22^{(k-1)} E \\ \text { for } k=1,2,3, \ldots, n \end{gathered}$ | $3 \times 2^{(k-1)} \times E$ | $3 \times\left(2^{n}-1\right) \times E$ | $\left(3 \times 2^{n+1}\right)-5$ | $n+1$ | $\sum_{k=1}^{n} 2^{(k+3)} E$ |
| Fifth (C5) | $\begin{aligned} & V_{X(k)}=V_{Y(k)}=5^{(k-1)} E \\ & \text { for } k=1,2,3, \ldots, n \end{aligned}$ | $2 \times 5{ }^{(k-1)} \times E$ | $\left(\left(5^{n}-1\right) / 2\right) \times E$ | $5^{n}$ | $n$ | $2 \sum_{k=1}^{n} 5^{k} E$ |
| Sixth (C6) | $\begin{gathered} V_{X(k)}=3 V_{Y(k)}, \\ V_{Y(k)}=33^{(k-1)} E \\ \text { for } k=1,2,3, \ldots, n \end{gathered}$ | $4 \times 3^{(k-1)} \times E$ | $2 \times\left(3^{n}-1\right) \times E$ | $\left(4 \times 3^{n}\right)-3$ | $n+1$ | $22 \sum_{k=1}^{n} 3^{(k-1)} E$ |
| Seventh (C7) | $\begin{gathered} V_{X(k)}=2 \times 7^{(k-1)} E \\ V_{Y(k)}=7^{(k-1)} E \\ \text { for } k=1,2,3, \ldots, n \end{gathered}$ | $3 \times 7^{(k-1)} \times E$ | $\left(\left(7^{n}-1\right) / 2\right) \times E$ | $7^{n}$ | $2 n$ | $16 \sum_{k=1}^{n} 7^{(k-1)} E$ |



Figure 10: Simulation result for forty-nine-level cascaded circuit of multilevel inverter. (a) Output voltage. (b) Load current. (c) Harmonic contents of output voltage.


Figure 11: Number of switches versus number of output voltage levels in different combinations of proposed topology.

Figure 12 compares number of dc sources required in different combinations. As shown in graph seventh combination (C7) requires minimum number of dc sources and first combination requires maximum number of dc sources to generate particular number of output voltage levels.

Figure 13 shows comparison among proposed and conventional topologies of CHB. First combination C1 which is symmetric proposed topology and seventh combination C7 which gives best performance among seven combinations are considered for comparison. C 1 and symmetric CHB generate the same amount of output voltage levels by using particular number of switches. Therefore, both lines overlap each other.

But in $C 1$ to produce suppose 5 levels only 3 switches are conducting at any instant while in symmetric CHB 4 switches are conducing and so on. Means conduction losses are less in C 1 as compared to conventional symmetric CHB . C 7 requires less number of switches as compared to symmetric CHB and binary asymmetric CHB to generate particular number of output voltage levels. Though the number of switches required in trinary asymmetric CHB is less, the number of conducting switches is more as compared to $C 7$ to generate particular number of output voltage levels. So conduction losses are less in C7.

## 6. Simulation and Experimental Results

To validate proposed topology shown in Figure 1, the experimental and simulation results are presented for basic unit of single phase inverter operating in symmetric mode $\left(V_{X}=E\right.$ and $\left.V_{Y}=E\right)$ and asymmetric mode ( $V_{X}=$ $2 E$ and $V_{Y}=E, V_{X}=3 E$ and $V_{Y}=E$ ). It generates 5-level, 7-level, and 9-level output voltage as mentioned in Table 2. MOSFETs-IRF840 are used as power switches in the prototype. Microchip's PIC-16F877A microcontroller is used to provide pulses for the switches. TLP250 optoisolated gate driver is used to provide amplified gate signals to switches as well as provide isolation between power and control circuit. The block diagram is shown in Figure 14(a) and photograph of hardware setup is shown in Figure 14(b). Components used are given in Table 4. Figures 15, 16, and 17 show simulation and experimental results of single phase inverter. It is seen that both results are in line.


Figure 12: Number of dc sources versus number of output voltage levels in different combinations of proposed topology.


Figure 13: Number of switches versus number of output voltage levels in proposed and conventional topologies.


Figure 14: (a) Block diagram. (b) Photograph of hardware setup.

(a)

Signal $\qquad$

(b)

Figure 15: Experimental and simulation results for 5-level inverter. (a) Experimental output voltage. (b) Simulation output voltage and harmonic spectrum.

(a)

(b)

Figure 16: Experimental and simulation results for 7-level inverter. (a) Experimental output voltage. (b) Simulation output voltage and harmonic spectrum.

(a)

(b)

Figure 17: Experimental and simulation results for 9-level inverter. (a) Experimental output voltage. (b) Simulation output voltage and harmonic spectrum.

Table 4: Components used in prototype.

| Sr. number | Component used | Specification |
| :--- | :---: | :---: |
| 1 | $V_{X}$ | 8 V , for 5-level output |
| 16 V , for 7-level output |  |  |
|  |  | 24 V , for 9-level output |
| 2 | $V_{Y}$ | 8 V |
| 3 | PIC | 16 F 877 A |
| 4 | microcontroller | TLP250 |
| 5 | Gate driver | IRF840 |
| 6 | MOSFET | $R=50$ ohms |
|  | Load | $L=100 \mathrm{mH}$ |

## 7. Conclusion

A basic block of novel multilevel inverter topology has been proposed in this paper. Connecting basic blocks in series a cascaded circuit is developed. Seven different combinations to select magnitude of dc voltage sources are introduced. Comparison is carried out among different combinations to find out the best one. From comparison it is seen that $C 7$ requires less number of switches, while C 1 needs less variety of magnitude of dc voltage sources.

The main advantage of proposed topology is in increasing as well as getting flexibility in number of output voltage levels by using less number of on-state power switches and dc voltage sources. Simulation results prove the validity of proposed topology and cascaded circuit in producing high voltage containing low value of harmonics. Also, the practicality of basic unit of proposed topology is verified experimentally for the small-scale prototype in the laboratory.

## Conflicts of Interest

The authors declare that they have no conflicts of interest.

## References

[1] J. Rodríguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: a survey of topologies, controls, and applications," IEEE Transactions on Industrial Electronics, vol. 49, no. 4, pp. 724-738, 2002.
[2] S. Kouro, M. Malinowski, K. Gopakumar et al., "Recent advances and industrial applications of multilevel converters," IEEE Transactions on Industrial Electronics, vol. 57, no. 8, pp. 2553-2580, 2010.
[3] H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming, "Mediumvoltage multilevel converters State of the art, challenges, and requirements in Industrial applications," IEEE Transactions on Industrial Electronics, vol. 57, no. 8, pp. 2581-2596, 2010.
[4] A. Nabae, I. Takahashi, and H. Akagi, "A New Neutral-PointClamped PWM Inverter," IEEE Transactions on Industry Applications, vol. IA-17, no. 5, pp. 518-523, 1981.
[5] T. A. Meynard and H. Foch, "Multilevel conversion: high voltage choppers and voltage source inverters," in Proceedings of the 23rd Annual IEEE Power Electronics Specialists Conference Record (PESC '92), pp. 397-403, June-July 1992.
[6] F. Z. Peng and J. S. Lai, "Multilevel cascade voltage-source inverter with separate DC source," U.S. Patent 5642 275, June 1997.
[7] P. Roshankumar, P. P. Rajeevan, K. Mathew, K. Gopakumar, J. I. Leon, and L. G. Franquelo, "A five-level inverter topology with single-DC supply by cascading a flying capacitor inverter and an H-Bridge," IEEE Transactions on Power Electronics, vol. 27, no. 8, pp. 3505-3512, 2012.
[8] Y.-S. Lai and F.-S. Shyu, "Topology for hybrid multilevel inverter," IEE Proceedings: Electric Power Applications, vol. 149, no. 6, pp. 449-458, 2002.
[9] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new multilevel converter topology with reduced number of power electronic components," IEEE Transactions on Industrial Electronics, vol. 59, no. 2, pp. 655-667, 2012.
[10] R. S. Alishah, D. Nazarpour, S. H. Hosseini, and M. Sabahi, "New hybrid structure for multilevel inverter with fewer number of components for high-voltage levels," IET Power Electronics, vol. 7, no. 1, pp. 96-104, 2014.
[11] K. K. Gupta and S. Jain, "A novel multilevel inverter based on switched dc sources," IEEE Transactions on Industrial Electronics, vol. 61, no. 7, pp. 3269-3278, 2014.
[12] A. Masaoud, H. W. Ping, S. Mekhilef, and A. S. Taallah, "New three-phase multilevel inverter with reduced number of power electronic components," IEEE Transactions on Power Electronics, vol. 29, no. 11, pp. 6018-6029, 2014.
[13] A. Mokhberdoran and A. Ajami, "Symmetric and asymmetric design and implementation of new cascaded multilevel inverter topology," IEEE Transactions on Power Electronics, vol. 29, no. 12, pp. 6712-6724, 2014.
[14] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: a review," IEEE Transactions on Power Electronics, vol. 31, no. 1, pp. 135-151, 2016.
[15] E. Babaei, S. Laali, and Z. Bayat, "A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches," IEEE Transactions on Industrial Electronics, vol. 62, no. 2, pp. 922-929, 2015.
[16] P. R. Kumar, R. S. Kaarthik, K. Gopakumar, J. I. Leon, and L. G. Franquelo, "Seventeen-level inverter formed by cascading flying capacitor and floating capacitor H-bridges," IEEE Transactions on Power Electronics, vol. 30, no. 7, pp. 3471-3478, 2015.
[17] R. Barzegarkhoo, N. Vosoughi, E. Zamiri, H. M. Kojabadi, and L. Chang, "A cascaded modular multilevel inverter topology using novel series basic units with a reduced number of power electronic elements," Journal of Power Electronics, vol. 16, no. 6, pp. 2139-2148, 2016.
[18] E. Samadaei, S. A. Gholamian, A. Sheikholeslami, and J. Adabi, "An envelope type (E-Type) module: asymmetric multilevel inverters with reduced components," IEEE Transactions on Industrial Electronics, vol. 63, no. 11, pp. 7148-7156, 2016.
[19] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "A new general multilevel converter topology based on cascaded connection of sub-multilevel units with reduced switching components, DC sources, and blocked voltage by switches," IEEE Transactions on Industrial Electronics, vol. 63, no. 11, pp. 7157-7164, 2016.
[20] Y. Hu, Y. Xie, D. Fu, and L. Cheng, "A new single-phase $\pi$ type 5-level inverter using 3-terminal switch-network," IEEE Transactions on Industrial Electronics, vol. 63, no. 11, pp. 71657174, 2016.
[21] X. Sun, B. Wang, Y. Zhou, W. Wang, H. Du, and Z. Lu, "A single DC source cascaded seven-level inverter integrating switched-capacitor techniques," IEEE Transactions on Industrial Electronics, vol. 63, no. 11, pp. 7184-7194, 2016.
[22] Q. A. Le and D.-C. Lee, "A novel six-level inverter topology for medium-voltage applications," IEEE Transactions on Industrial Electronics, vol. 63, no. 11, pp. 7195-7203, 2016.
[23] R. Samanbakhsh and A. Taheri, "Reduction of power electronic components in multilevel converters using new switched capacitor-diode structure," IEEE Transactions on Industrial Electronics, vol. 63, no. 11, pp. 7204-7214, 2016.
[24] R. Viju Nair, S. Arun Rahul, R. S. Kaarthik, A. Kshirsagar, and K. Gopakumar, "Generation of higher number of voltage levels by stacking inverters of lower multilevel structures with low voltage devices for drives," IEEE Transactions on Power Electronics, vol. 32, no. 1, pp. 52-59, 2017.
[25] R. S. Alishah, S. Hossein, E. Babaei, and M. Sabahi, "Optimal design of new cascaded switch-ladder multilevel inverter structure," IEEE Transactions on Industrial Electronics, vol. 64, no. 3, pp. 2072-2080, 2017.


Enfincering


## The Scientific World Journal

.


Submit your manuscripts at https://www.hindawi.com


Modelling \& Simulation in Engineering


