DESIGN-FOR-TEST OF MIXED-SIGNAL

INTEGRATED CIRCUITS

Adoración Rueda, José L. Huertas

Instituto de Microelectrónica de Sevilla (IMSE-CNM-CSIC) University of Seville rueda@imse.cnm.es, huertas@imse.cnm.es



Outline

Introduction: Main test concepts Tecnology Trends Design-for-test: a must for present electronic systems?

Functional Test for Mixed-signal ICs: Circuit classes and metrics Test-on-Chip: signal generation & response acquisition TEST& BIST approaches

NICRON 2006 INAOE, Puebla Mexic

NICRON 2006 INAOE, Puebla, Mexico



Structural Test for Mixed-signal ICs







Outline	Technology Trends
Tecnology Trends	 Semiconductor industry is changing: fabless companies growth many agents to have care of IC yield, quality and reliability (IP providers, designers, fabs)
	 System-on-chip (SoC) designs are increasing emerging failure mechanisms different cores with different modelling, different test requirements and different tester lenguajes more to test, less test access (less pin/device): yield losses New Failure and Yield analysis challenges increasing metals and circuit complexity lead to reduction of the traceability of signals: more complex monitor structures increasing wafer size and process variations across wafer
NICRON 2006 INAOE, Puebla, Mexico	 Technology Scaling and the Cost of Test manufacturing cost reduces for each technology generation but test cost remains almost constant: test cost will dominate product cost tester speeds not growing as chip speeds

Design-for-Test: a solution?

Design-for-Test (DfT): any method of improving the testability of a circuit by design

Why to enhance Testability?

- Decreasing Test Time/Cost
- At-Speed Testing
- Alleviating Tester Limitations
- Reducing External Interfaces
- Providing Periodic Re-Testing
- Helping Maintenance
- Increasing Long-term Quality

How to enhance Testability? Reducing Defect Probability

- Optimizing/simplifying the Test Process
- Re-designing the Circuit (or some parts)
- to support easier measurements
- ProvidingTester Functions into Chips (BIST)
- Using Circuit Properties to Decrease Test Cost
- Re-configuring the Chip to Speed-up the Test or to test other parts

NICRON 2006 INAOE, Puebla, Mexic

Mixed-signal DfT Challenges

Most difficulties for Mixed-signal DfT due to:

- accuracy requirements for measuring analog signals
- lack of "accepted" analog fault models
- access issues for embedded components
- most class of circuits need specific testing methods
- current mixed-signal test requirements exceed available tools and ATEs
- lack of a structured test methodology
- advanced processes not stable: no good process characterization data

DfT practical trade-offs:

- fault coverageperformance impact
- . extra area ٠ design impact
- yield loss
- availability of tools •
- test time

NICRON 2006 NAOE, Puebla, Mexico

como introducir BIST?



Functional test : Parameters related to specs

standard metrics / standard measurements stimulus generation issues acquisition issues accessability issues

Structural test: Fault coverage and predict future yield problems

- defect-to-fault mapping
- fault models & fault simulations
- stimulus generation issues
- acquisition and response analysis issues accessability issues

NICRON 2006 NAOE, Puebla, Mexic

Some of these issues: metrics



Also: IM distortion, bandwidth, NPR, differential gain and phase, aperture effects,

NICRON 2006

Code transition location - servo-l - ramp h - sinewa	oop istogra ve hist	ım ogram
Sine-wave fit - tree parameters - four parameters		
Discrete Fourier transform	IEE	E Std 1241-200
huge number of samples, large records high-resolution input signal	0	yield loss
expensive test hardware	\$	

How Converter testing has evolved

- Better understanding of error sources
- New standard for parameter definitions ٠ and test methods
- Linking testing needs to applications
- Developing test schemes to manage ٠ different problems



High performance High reliability Low cost computer telecon automotive

Scan chains, BIST, ad-doc, acces in SOC, BISTed core simplification, structural test embedded test....

NICRON 2006 INAOE, Puebla, Mexico



Present situation

- Conventional test approaches inefficient to cope with current test requirements of ADCs (embedded in complex systems or alone)
- Yield loss getting worse as ICs performance reachs ATE performance

Solutions?

accurate simplified test parallel test distributed test resources defect-oriented test

> NICRON 2006 INAOE, Puebla, Mexico





Needs	
nore research for.	parallel test distributed test resources better structural test
MSTW contributions to	Converter Testing in 10 years:







I_{DDQ} Testing is a well structured DfT methodology which is widely used by Semiconductor Industries (mainly for digital circuits) I_{DDQ} technique is based on the fact that defective circuits produce an abnormally high value of the quiescent power supply current VDD Comparator Pass/Fait Instrumentation for I_{DD} measurement Built in current sensor (BICS) Fault models and metrics CAD tools Transient I_{DD} Signature-based techniques instead of

pass/fail threshold Power supply partitioning at chip level

Up to now applied to simple analog blocks or as complement of other techniques

-Test Pattern

CUT

I_{DDQ} Technique

NICRON 2006 INAOE, Puebla, Mexic



Additional feedback added to the system or to some blocks to produce oscillations. Faults are detected from: a) no oscillation, or, b) deviation of the oscillating signal parameters

















Relaxing input test signals (1)

Finite resolution stimulus + new computational algorithm [Jin,03 - Yu,04]

1) Histogram based approach

Input: two "ramp-like" nonlinear signals Histogram-based algorithm Static performance: DNL, INL

Objective: separate the nonlinearity of the ADC from that in the input Reported result: 8-bit linear inputs able to test a 16-bit ADC

2) Spectrally Related Excitation (SRE) approach

Input: two imprecise sinewaves FFT-based algorithm Spectral performance: THD, SFDR Idea: use of the spectral relationship between inputs to separate the distortion of the ADC Reported result: 60dB sinewaves able to test 100dB SFDR ADC

Functional type: Reduce tester cost but not test time Only good for partial BIST: generation part

NICRON 2006 INAOE, Puebla, Mexico



Relaxing input test signals (3)

Noise input signal

based on multiple tone signal and spectral analysis valid for static and dynamic functional parameters needs less output samples than histogram-based

[Flores,05]

Specific input signal [Ong,02]

for testing SD modulators

test input is a scaled bitstream of the modulator extract only integrator leakage errors

Also developed with pseudorandom input

Analog Noise Generator	ADC -	Digital Analyzer
Control logic	Sample & Hold	output noise



NICRON 2006 INAOE, Puebla Ma

based on developing non-linear regression models uses the models to find the stimulus and to predict specs from responses valid for functional or structural techniques recently applied to high-resolution high-speed ADCs and to RF Test Flow example s Measure specs from N devices using conventional test ¥ ۲



targeted to reduce tester resources requirements



Relaxing input test signals (4)





References

[Arabi 96] K. Arabi and B. Kaminska, "Oscillation-based test strategy for analog and Mixed-signal integrated circuits". Proc. VLSI Test Sympos 1996, pp.476-482.

[Arabi 97] K. Arabi and B. Kaminska. "Testing Analog and Mixed-Signal Integrated Circuits Using Oscillation-Test Method". IEEE Trans Computer-Aided Design of Integrated Circuits and Systems, vol.16, no. 7, July 1997.

Bhatacharya OS, Bhatacharya OS, Bhatacharya A, Hadar G, Shivasan A, Chatelree, "Alternate testing of RF transceivers using optimized stimulus for accu-rate prediction of system specifications", *Journal of Electronic Testing: Theory and Applications*, 21, pp.223-339, 2005 (Bernard 1):5. Bentracharya, J. Bernard and M. Bernolet: "Efficient On-Chip Generator for Linaer HieldogramBIST of ADC's". Proceeding 7th IEEE Internat. Nikod-Signal Test Workshop, June pp 89-96, 2001. [Chen 02]. H. Chen, C Yang, C Yang, Yang and ADC BIST methodology, *Proc. IEEE Int. Symp. an Circuits and Systems*, 2002, pp. 117-122. [Unit to 9], In Unity and GW, Roberts: "Increasing the Performance Arbitrary Waveform Generators Using Periodic Sigma-Delta Modulated Streams". IEEE Trans. on Instrumentation and Measurement, vol. 49, N° 1, pp 188-199, February 2000. [Holcer 30], Holcer L, Michael L, Saiga, "DNL ADC testing by exponential shaped voltage", *IEEE Trans. Instrumentation and Measurement*, 52, 3, pp.946-949, June 2003.

as 99] G. Huertas, D. Vazquez, A. Rueda and J.L. Huertas, "Effective Oscil IEEE International Test Conference, September 1999, pp. 549-555. íHue ed Test for application to a DTME Filter Bank" Proc

Huertas 03[G. Huertas, D. Vazquez, A. Rueda and J.L. Huertas, "Oscillation-based test in oversampling A/D converters", Microelectronic Journal 34, (10), pp. 927-936, 2003.

[Jin 03] L. Jin, K. L Parthasarathy, T. Kuyel, D. Chen, R. Geiger, "Linearity testing of precision analog-to-digital converters using stationary non-linear inputs", Proc. ITC International Test Conference, pp.218-227.

[Leger 04] G. Leger, A. Rueda, "Digital test for the extraction of integrator leakages in 1st and 2nd order SD modulators", *IEE Proc. on Circuits, Devices and Systems*, vol. 151 (4), pp. 349-358, 2004.
[Leger 05] G. Leger, A. Rueda, "Digital BIST for amplifier parametric faults in SD modulators", *Proc. Int. Mixed-signal Testing Workshop 2005*, pp.22-28, 2005.

[Leger 06] G. Leger, A. Rueda, "Experimental validation of a fully digital BIST for SD modulators", Proc. European Test Co 2006

NICRON 2006 INAOE, Puebla, Mexic

- [Lu 94] A.K. Lu and G.W.Roberts. "An Analog Multitone Signal Generator for Built-In Self-Test Applications", IEEE International Test Conference, Washington DC, pp 650-659, October 1994.
 [Méndez-Rivera of M.M. Medaz-Rivera, A. Valdés-Garcia, J. Silva-Martínez and E. Sánchez-Sinencio: "An On-Chip Spectrum Analyzer for Analog Built-In Testing". Journal of Electronic Testing, vol. 21, pp 205-219, 2005.
 [Mir 97] S. Mir, A. Rueda, J.L. Horats, V. Librell, "J. BSIT technique for Grigina delta modulators based on circuit reconfiguration", *Proc. Int. Mixed-signal rest Workshop, IMSTW97*, pp. 179-184, 1997.
- [Ong 02] C.K. Ong, K.T. Cheng, "Testing second order delta sigma modulators using pseudorandom patters", Microelectronic Journal, 33, pp.807-814, 2002.
- [Peralias 01]E. J. Pelarias, A. Rueda, J.L. Huertas, "Sructural testing of pipeline analog to digital converters", Proc. IEEE Int. Symp. an Circuits and Systems, 2001, vol.1 pp. 436-439.
- [Provost 03]B. Provost, E. Sánchez-Sinencio, "On-chip Ramp Generators for Mixed-signal BIST and ADC Self-test", IEEE Journal of Solid-state Cir-cuits, vol.38, 2, pp.263-273, Febr. 2003.
- Rebail O4]. C. Rebails, D. Daller and P. Marchagyr, "Signal Generation Using Single-bit Signa-Delta Techniques". IEEE Trans. on Instrumentation and Measurement, vol. 53, N⁹ 4, pp 1240-1244, August 2004.
 Roy O2
 A. Roy, S. Sunite, A. Fuddi, D. Appelio, "High Accuracy stimulus generation for A/D converter BIST, *Proc. International Test Conference* 2020; pp. 1033-11039.
- [Sunter 97] S. K. Sunter, N. Nagi, "A simplified polynomial-fitting algorithm for DAC and ADC BIST". Proc. International Test Conference, pp.389-95, 1997.

 Tierney, C.M. Rader and B. Gold: "A Digital Frequency Synthetizer". IEEE Transactions Audio Electroacoustic, vol. 19, pp 48-57, 1971.
 [Turner v2] L. E. Turner: "A Fully Programmable Digital Oscillator," CMC Workshop, Kingston, June 1992.
 [Variyam 99] P. Naviram, A. Chatteriene, "Enhancing test effectiveness for analog circuits using synthesized measurements", Proc. VLSI Test Symposium, 1998, pp. 132-137. [Variyam 02]P. N. Variyam et al. "Prediction of analog parameters using fast transient testing", IEEE Trans. CAD ,pp. 349-361, 2002.

[Vázquez 02]D. Vázquez, G. Leger, A. Rueda, J.L. Huertas, "On-chip Evaluation of oscillation based test output signals for switched-capacitor circuits", Int. Journal of Analog Integrated Circuits and Signal Processing, vol33, pp.201-211, 2002.

NICRON 2006 INAOE, Puebla. Mexico

- [Vázquez OS]D. Vázquez, G. Huertas, A. Luque, M.J. Barragán, G. Leger, A. Rueda, J.L. Huertas, "Sine-wave signal charazoterization using square-wave and SD-modulation: application to mixed-signal BIST", *Journal of Electronic Testing: Theory and Applications*, 21, pp.221-232, June 2005
- [[Wegener 04] C. Wegener, A. P. Kennedy, "Linear model-based testing of ADC nonlinearities", IEEE Trans, Circuits and Systems I, vol.51, 1, pp213-217, 2004. 2.11, 2009. [[Wegener G5] C. Vegener, A. P. Kennedy, "Overcoming test setup limitations by applying model-based testing to high-precision ADCs", *Journal of Electronic Testing: Theory and Applications*, 21, pp.294-310, June 2005
- [Yu 04] A. Yu, D. Chen, R. Geiger, "Accurate testing of ADCs spectral performance using imprecise sinusoidal excitations", Proc. EEE Int. Symp. an Circuits and Systems, ISCAS 2004, pp. 1-645-1-648.

"IEEE Standard for a Mixed Signal Test Bus", IEEE Standard 1149.4-1999

Books:

B. Vinnakota, "Analog and Mixed-signal test", Prentice Hall 1998.

M. Burns, G. W. Roberts, "An introduction to mixed-signal IC test and measurement", Oxford University Press, 2001. J. L. Huertas (Editor), "Test and Design-for-Testability in Mixed-Signal Integrated Circuits", Kluwer Academic Publish. 2004.

NICRON 2006 INAOE, Puebla. Mexico