# 7V Tristate-Capable Output Buffer Implemented in Standard 2.5V CMOS Process 

Vladimir Prodanov and Vito Boccuzzi

Bell Laboratories/ Lucent Technologies<br>600 Mountain Ave., Murray Hill, NJ 07974


#### Abstract

This paper describes high-voltage CMOS buffer architecture that uses low-voltage transistors. The voltage capability of presented architecture is nearly three times larger than the voltage capability of used MOSFET's. This buffer topology could be used to provide 3.3 V compatibility of 1.2 V and 1.5 V digital ICs implemented in standard CMOS technology. A 7 V circuit-prototype was fabricated in $0.25 \mu \mathrm{~m} 2.5 \mathrm{~V}$ CMOS technology. Performed measurements demonstrate stress-free operation in both active and high-impedance mode.


## Introduction

As CMOS technology scales below $0.2 \mu \mathrm{~m}$, allowed supply voltages become significantly lower than previous 3.3 V and 5 V standards [1]. Because of economic reasons, systems usually use chips spanning several technology generations. As a result, a 3.3 V IC might need to interface with another IC designed to operate from lower supply voltage (such as 1.5 V ). This scenario presents a serious problem: The buffer circuits of the 1.5 V IC neither can provide nor sustain (when in high-impedance state) a 3.3 V drive.

One could solve the above problem in two ways. The first approach is to use "dual-supply" technology. However, the use of technology that has two types of transistors ${ }^{1}$ such as 1.5 V (low-voltage) and 3.3 V (high-voltage) devices, increases production cost ${ }^{2}$.

The second approach is to develop buffer architectures that have high-voltage capabilities and use only low-voltage transistors. Reported to date high-voltage buffers with low-voltage transistors (HVB/LVT) can be classified into two basic groups: 1) circuits with both high-voltage tolerance and high-voltage drive; 2) circuits with high-voltage tolerance and low-voltage drive. The conceptual schematics of these two types of HVB/LVT's are shown in Fig. 1. The pad driver in Fig. 1(a) consists of n-channel and pchannel cascode stacks. The cascodes allow output to traverse between 0 and $V_{h i g h}$ while the $V_{g s}$ 's and $V_{g u}$ 's of all four transistors remain lower than $1 / 2 V_{\text {high }}$ [2]. Thus, the voltage capability of Fig. 1(a) pad driver is two times larger than the voltage capability of used MOSFET's. For

[^0]

Figure 1: Conceptual schematics of high-voltage tristate-capable output buffers: (a) with $2 X$ drive and $2 X$ tolerance; (b) with "regular" $(1 X)$ drive and $2 X$ tolerance;
proper operation the cascode pad driver requires two inphase input signals. Both signals must have low-voltage ( $1 / 2 V_{\text {high }}$ ) swing. These signals are provided through two "regular" inverter chains and are generated by the levelshifter circuit. The level-shifter takes a $0-t o-1 / 2 V_{h i g h}$ input and produces signal that swings between $1 / 2 V_{\text {high }}$ and $V_{h i g h}$. Naturally, the level-shifter must be implemented in such a way that none of its transistors experiences voltage overstress.

Unlike previously discussed HVB/LVT the circuit shown in Fig. 1(b) is biased from the lower supply voltage. As a result its output drive is only 0 -to $-1 / 2 V_{\text {high }}$. The structure however allows pad voltage to exceed supply (when the buffer is in tristate mode), i.e. the circuit has highvoltage tolerance ( $\approx V_{h i g h}$ ). Three problems have been eliminated to achieve this $2 X$ tolerance [3]: 1) $V_{d g}$ overstress of n-channel transistor; 2) conduction of $p$-channel transistor; 3) forward biasing of the drain-bulk pn junction of $p$-channel transistor. The first problem is resolved by using an $n$-channel cascode, while the second and the third are eliminated by using dynamic gate and bulk biasing (conceptually illustrated using two pairs of switches).

Recently, two HVB/LVT's with beyond- $2 X$ voltage capabilities have been reported. Clark [4] has developed circuit with 3.3 V drive and 5 V tolerance using 2 V transistors, while Singh and Salem [5] have extended the stressfree range of a cascode stack beyond supply and ground with approximately one threshold voltage. Both circuits use dynamic gate biasing .

In the next two Sections we will describe an HVB/LVT that has a stress-free range of nearly $3 X$. Its high-voltage
capability is achieved by means of suitable dynamic gate biasing.

## High-Voltage Pad Driver

The conceptual schematic of pad driver having stress-free range of $3 X$ is shown in Fig. 2(a). In this circuit the pad voltage controls $S_{1}$ and $S_{2}$ switches ${ }^{3}$ which provide dynamic gate biasing for the triple cascode. None of the used six transistors will experience $V_{g s}$ or $V_{d g}$ voltage overstress if the following conditions are satisfied:

Turns ON/OFF Stays ON
$S_{1} \quad 1 / 3 V_{\text {high }}<V_{\text {pad }}<2 / 3 V_{\text {high }} \quad V_{\text {pad }}<1 / 3 V_{\text {high }}$

$$
S_{2} \quad 1 / 3 V_{\text {high }}<V_{p a d}<2 / 3 V_{h i g h} \quad V_{p a d}>2 / 3 V_{h i g h}
$$

The fact that $S_{1}$ must be ON when its control voltage (i.e. $V_{p a d}$ ) is lower than the switch terminal voltages suggests that $S_{1}$ should be implemented using p-channel transistor. $S_{2}$ on the other hand should be implemented using nchannel transistor because it must be ON when its control voltage is higher than its terminal voltages.

The gates of both switch transistors should be controlled by $V_{p a d}$, but they can not be directly connected to the pad node ${ }^{4}$. For stress-free operation the gate voltage of $p_{S_{1}}$ must follow $V_{p a d}$ but it should never exceed $2 / 3 V_{h i g h}$. Similarly, the gate voltage of $n_{S 2}$ must follow $V_{p a d}$ but it should never go below $1 / 3 V_{\text {high }}$. When Fig. 2(a) pad driver is in tristate mode, nodes "1" and " 2 " have the required voltage excursions ${ }^{5}$.

The above observations lead to Fig. 2(b) pad driver. The circuit was simulated using models for Lucent's $0.25 \mu \mathrm{~m}$ 2.5 V technology and $V_{h i g h}$ of 7.5 V . It was placed in tristate mode (i.e. both $n_{1}$ and $p_{1}$ - OFF) and the pad voltage was varied between 0 and 7.5 V . As expected, the gate-source and gate-drain voltages of all eight transistors remain bounded to $\pm 2.5 \mathrm{~V}$. Unfortunately, in active mode $V_{1}$ is not only function of $V_{o u t}$ (i.e. $V_{p a d}$ ) but it is also function of the gate voltage of transistor $n_{1}$ (i.e. $V_{g n 1}$ ). Similarly, V2 is function of both $V_{p a d}$ and $V_{g p 1}$. As a result, immediately after each input transition both $p_{S 1}$ and $n_{S 2}$ are ON and conducting large "shot-trough" current. More importantly, during the same time the gate oxides of both $n_{3}$ and $p_{3}$ are subjected to voltage overstress. This problem is eliminated in the circuit of Fig. 2(c). Here, the triple cascode is split into two separate circuits, one of them is always operated in tristate and the switching transistors are shared. The controls for the switching transistors are derived from the "always-tristate" circuit. Switch transistors $p_{S 1}$ and $n_{S 2}$ respond only to changes in $V_{p a d}$ and provide dynamic protection for transistors $n_{3 A}$ and $p_{3 A}$. However, since the drain and gate nodes of these two

[^1]

Figure 2: Evolution of $3 X$ pad driver: a) conceptual schernatic. b) implementation that works well in tristate mode but fails in active mode. c) implementation that works well both in tristate and active modes. d) reduced topology. e) topology where the DS overstress of transistors $n_{3 A}$ and $p_{3 A}$ has been eliminated.
transistors are coupled respectively to the gate and drain nodes of $n_{3 B}$ and $p_{3 B}$ the switches also provide protection for $n_{3 B}$ and $p_{3 B}$. Eliminating the "unused" $n_{1 A}, n_{2 A}, p_{1 A}$ and $p_{2 A}$ we obtain the HVB/LVT shown in Fig. 2(d)

The gate-source (GS) and gate-drain (GD) voltages of all ten transistors are always limited to $\pm 1 / 3 V_{\text {high }}$. Unfortunately, drain-source (DS) voltages of transistors $n_{3 A}$, $p_{3 A}, n_{3 B}$ and $p_{3 B}$ exceeds $1 / 3 V_{h i g h}$ (by at least one threshold voltage).

To keep $V_{d s}$ of $n_{3 A} \leq 1 / 3 V_{h i g h}$ we have to pull node " $1 A$ " up to $2 / 3 V_{\text {high }}$. This is accomplished in Fig. 2(e) via transistor $n_{u p}$. Similarly, to keep $V d s$ of $n_{3 A} \leq 1 / 3 V_{\text {high }}$ we have to pull node " $2 A$ " down to $1 / 3 V_{\text {high }}$ which is accomplished via transistor $p_{\text {down }}$. Note that when activated $n_{u p}$ does not connect " $1 A$ " directly to $2 / 3 V_{\text {high }}$. Instead, it connects it to node " $G$ " which for high pad voltages acquire desired $2 / 3 V_{h i g h}$ value. Similarly, node " $2 A$ " is brought down to $1 / 3 V_{\text {high }}$ via node " $G$ ", i.e. indirectly. This is intentionally done in order to guarantee that transistors $n_{u p}$ and $p_{d o w n}$ are not stressed.

The final problem that needs to be addressed is the drain-source overstress of transistors $n_{3 B}$ and $p_{3 B}$. We will briefly discuss what causes the drain-source overstress of transistor $n_{3 B}$ and we will provide circuit solution to this problem ${ }^{6}$.

When the pad voltage equals $V_{\text {high }}$ the drain-source

[^2]

Figure 3: Evolution of $3 X$ pad driver with no DS overstress of transistors $n_{3 B}$ and $p_{3 B}$.
voltages of transistors $n_{2 B}$ and $n_{3 B}$ (see Fig. 3(a)) are: $V_{D S n 2 B}=1 / 3 V_{\text {high }}+\left(V_{G S n 2 B}-V_{G S n 3 B}\right)$ and $V_{D S n 3 B}=$ $1 / 3 V_{\text {high }}+V_{G S n 3 B}$ respectively. Immediately after input transition both $V_{G S n 2 B}$ and $V_{G S n 3 B}$ increase so that cascode transistors could carry the current conducted by $n_{1 B}$. These changes would alter $V_{D S_{n 2 B}}$ and $V_{D S n 3 B}$. According to the first equation, the change in $V_{D S_{n 2 B}}$ can be kept low (thus $V_{D S n 2 B}$ could be kept approximately constant and equal to $1 / 3 V_{\text {high }}$ ) by making $n_{2 B}$ and $n_{3 B}$ identical in size. The second equation reveals that $n_{3 B}$ would experience an overstress of $V_{G S n 3 B}$. This overstress could be prevented by connecting an additional cascode transistor as shown in Fig. 3(b). With $n_{4 B}$ in place, drain-source voltage of $n_{3 B}$ becomes $V_{D S n 3 B}=$ $1 / 3 V_{\text {high }}+\left(V_{G S n 3 B}-V_{G S n 4 B}\right)$. This drain-source voltage can now be kept nearly constant and equal to $1 / 3 V_{\text {high }}$ by simply making $n_{4 B}$ and $n_{3 B}$ identical in size. This drainsource overstress protection requires gate of $n_{4 B}$ to have potential of $V_{\text {high }}$ whenever the pad node has potential $V_{\text {high }}$. The gate potential of transistor $n_{4 B}$ should however be lowered to $1 / 3 V_{h i g h}$ as pad node traverses toward ground, i.e. $n_{4 B}$ requires a $V_{\text {high }}-t o-1 / 3 V_{\text {high }}$ dynamic gate biasing. Such biasing is readily available - node " $2 A$ " in Fig. 2(e) circuit.
Similarly, the drain-source overstress of $p_{3 B}$ is eliminated by the addition of $p_{4 B}$ cascode transistor. As shown in Fig. 3(c) required dynamic biasing ( $0-t o-2 / 3 V_{\text {high }}$ ) is obtained by directly connecting the gate of transistor $p_{A B}$ to node " $1 A$ ".

## The Level-Shifter Circuit

Level-shifter consists of two inverters and an $R S$ latch (see Fig. 4(a)). Each inverter is comprised of input transistor ( $n_{\text {inA }} \& n_{i n B}$ ), a cascode stack (the $n_{c}$ 's) and load transistor $\left(n_{L A} \& n_{L B}\right)$. Cascode transistors provide overstress protection for the input devices. For effective overstress protection all devices must have the same size. With

Figure 4: High-voltage level-shifter using impulse-driven RS latch: (a) conceptual schematic; (b) an implementation based upon a "oneshot" circuit;
equally sized input and load transistors, Fig. 4(a) inverter structures exhibit gain of near-unity for large signals. Inverter gain is on first order insensitive to process and temperature variations. Fig. 4(a) level-shifter architecture however dissipates (static) power.

The static power dissipation could be reduced if the two inverters are impulse driven. To minimize static power consumption we have to minimize input pulse duration ${ }^{7}$. If the two inverter structure are pulse driven both inverter outputs will be "high" most of the time. In order to be able to retain its state, the latch must be implemented using NAND gates (as opposed to $N O R$ gates).

Schematic of the complete level-shifter circuit is shown in Fig. 4(b). Desired impulse drive is realized using a "one-shot" circuit. This circuit employs three MOS inverters, two NAND gates and a NAND-based RS latch ( $R S 22$ ). Transistors $n_{i n A}, n_{i n B}, n_{c 1 A}$ and $n_{c 1 B}$ are also part of the one-shot circuit ${ }^{8}$. Pulse is produced at the gate of transistor $n_{i n A}\left(n_{i n B}\right)$ whenever there is positive (negative) input transition. The duration of the produced pulse is approximately equal to $\tau_{M O S}+\tau_{n_{i n} / n_{c 1}}+\tau_{R S}$; where $\tau_{M O S}$ is the delay of the MOS inverter, $\tau_{n_{i n} / n_{c 1}}$ is the delay of the $n_{i n}-n_{c 1}$ inverter and $\tau_{R S}$ is the switching delay of the used RS latch. As long as RS1 and RS2 are equally loaded and present minor loading to their corresponding driving circuits, the duration of the generated driving pulses would be sufficient to guarantee switching of latch RS1.

## Experimental Results

Tristatc-capable $7 V$ output buffer (see Fig. 5) was fabricated with Lucent's $0.25 \mu \mathrm{~m} 2.5 \mathrm{~V}$ CMOS process. The circuit was designed to drive 10 pF of load capacitance at 200 MHz . Pad driver transistor sizes (all in $\mu \mathrm{m}$ ) are as

[^3]

Figure 5: Schematic of complete $7 \mathrm{~V} / 2.5 \mathrm{~V}$ CMOS output buffer. follows:

| $n_{1 B-4 B}$ | $370 / 0.24$ | $p_{1 B-4 B}$ | $1300 / 0.28$ |
| :---: | :---: | :---: | :---: |
| $n_{3 A}, n_{u p}$ | $37 / 0.24$ | $p_{3 A}, p_{\text {down }}$ | $74 / 0.28$ |
| $n_{S 2}$ | $740 / 0.24$ | $p_{S 1}$ | $1300 / 0.28$ |

The circuit was tested extensively. Twenty three packaged parts (out of 25 tested) were functional. On-wafer probing was also performed successfully. To verify high-voltage capability, internal nodes ( $1 A, 2 A$ and $G$ ) had to be measured while the buffer was being operated in "packagelike environment" ${ }^{9}$. The obtained waveforms were then compared to output (pad) waveform. The potential differences $V_{\text {out }}-V_{1 A}, V_{\text {out }}-V_{2 A}$ and $V_{\text {out }}-V_{G}$ are indicative of presence/absence of GS-GD voltage overstress. These differences indeed remain bounded to approximately $\pm 2.5 \mathrm{~V}$ (see Fig. 6 and Fig. 7).

## Conclusion

We have presented high-voltage output buffer. The voltage drive and tolerance of the developed circuit is nearly three times larger than that of used MOS devices. The circuit has been experimentally verified in $0.25 \mu \mathrm{~m} 2.5 \mathrm{~V}$ CMOS process, but it can be used in any other CMOS process. The use of proposed architecture entails performancecost trade-off ${ }^{10}$.

## References

[1] The 1999 International Technology Roadmap for Semiconductors.
[2] T. Oka et al.,"Semiconductor Circuit Having MOS Circuit for Use in Strong Electric Field," US Patent 5,663,917, Sept. 1997 [3] M. Pelgrom and E. Dijkmans, "A 3/5V Compatible I/O Buffer," IEEE J. of Solid-State Circuits, vol. 30, No. 7, pp. 823-825, Jul. 1995.
[4] L. Clark, "High-Voltage Output Buffer Fabricated on a 2V CMOS Technology," Digest of Technical Fapers, 1999 VLSI Symposium, pp. 61-62.
[5] G. Singh and R. Salem, "High-Voltage-Tolerant I/O Buffers with Low-Voltage CMOS Process," IEEE J. of Solid-State Circuits, vol. 34, No. 11, pp. 1512-1525, Nov. 1999.

[^4]

Figure 6: Developed $7 \mathrm{~V} / 2.5 \mathrm{~V}$ output buffer in active mode: Measured waveforms. All figures: $5 \mathrm{~ns} / \mathrm{dev}$ and $2 \mathrm{~V} / \mathrm{dev}(100 \mathrm{mV} / \mathrm{dev}$ with $20: 1$ probes).


Figure 7: Developed 7V/2.5V output buffer in tristate mode: Measured waveforms. All figures: $5 \pi \mathrm{~s} / \mathrm{dev}$ and $2 \mathrm{~V} / \mathrm{dev}$ ( $100 \mathrm{mV} / \mathrm{dev}$ with $20: 1$ probes).


[^0]:    "Many sub-0.2 $\mu m$ technologies are "dual-supply" technologies.
    ${ }^{2}$ This increase could be as much as $20 \%$.

[^1]:    ${ }^{3} S_{1}$ and $S_{2}$ must not be $O N$ at the same time.
    ${ }^{4}$ Direct connection would result in voltage overstress of switch transistors.
    ${ }^{5} V_{1}$ follows $V_{\text {pad }}$ down to ground, but it would not increase much beyond $2 / 3 V_{h i g h}-V_{t n} . V_{2}$ on the other hand follows $V_{p a d}$ to supply rail but it would not decrease significantly below $1 / 3 V_{h i g h}+V_{t p}$.

[^2]:    ${ }^{6}$ The $p_{3 B}$ case is analogous and will not be discussed here.

[^3]:    ${ }^{7}$ Pulse duration however should be sufficiently large so that $R S$ latch could change its state.
    ${ }^{8}$ The two-transistor structures $n_{i n A}-n_{c l A}$ and $n_{i n B}-n_{c 1 B}$ can be viewed as inverters.

[^4]:    ${ }^{9}$ This was done by bonding a bare die directly on a PCB and using active (Pico) probes.
    ${ }^{10}$ No dual-supply technology is required, but the performance is inferior to that of a "regular" buffer implemented with high-voltage devices.

