(54) BUFFER INTERFACE ARCHITECTURE

Inventor: Vladimir I. Prodanov, New
Providence, NJ (US)
Correspondence Address:
DUANE MORRIS, LLP
ATTN: WILLIAM H. MURRAY
ONE LIBERTY PLACE
1650 MARKET STREET
PHILADELPHIA, PA 19103-7396 (US)
(21)

Appl. No.:
10/128,140
(22) Filed:

Apr. 23, 2002
Related U.S. Application Data
(60) Provisional application No. $60 / 287,674$, filed on May 1, 2001.

Publication Classification
(51) Int. Cl. ${ }^{7}$ $\qquad$ H03B 1/00 (52) U.S. Cl. 327/108

## ABSTRACT

An up to $3 \times$ breakdown voltage tristate capable integrated circuit CMOS buffer includes a level shifter circuit and a driver circuit. The driver stage includes a series connected n -channel and p-channel cascode stacks, each including at least three transistors. Dynamic gate biasing is provided for the third n-channel and p-channel cascode transistors to prevent voltage overstress of the cascode transistors. The level shifter circuit includes at least one pseudo N-MOS inverter including an input transistor, a protective cascode stack including at least one $n$-channel cascode transistor, and a load transistor. The level shifter provides at least one voltage shifted input signal to the driver.


FIG. $1 B$


Patent Application Publication Dec. 12, 2002 Sheet 3 of 12 US 2002/0186058 A1
FIG. 2A
30


FIG. 2B


FIG. $2 C$



FIG. $3 C$


FIG. 3D


Patent Application Publication Dec. 12, 2002 Sheet 6 of 12 US 2002/0186058 A1

$$
\text { FIG. } 3 E
$$



Patent Application Publication Dec. 12, 2002 Sheet 7 of 12 US 2002/0186058 A1



FIG. $5 B$



Patent Application Publication Dec. 12, 2002 Sheet 11 of 12 US 2002/0186058 A1


# BUFFER INTERFACE ARCHITECTURE 

## CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application claims priority from U.S. provisional application serial No. 60/287,674, filed May 1, 2001 and entitled "Buffer Interface Architecture."

## FIELD OF THE INVENTION

[0002] The present invention relates to integrated circuits, generally, and more specifically to a buffer for interfacing a low-voltage technology with a relatively high-voltage technology.

## DESCRIPTION OF THE RELATED ART

[0003] Advances in the semiconductor arts have driven devices to decreasing sizes operating at increasing speeds. This continuous effort to maximize the performance of integrated circuits ("ICs") has produced several additional benefits, including decreased operating voltages and reductions in power consumption.
[0004] As MOS technology scales below $0.2 \mu \mathrm{~m}$, acceptable supply voltages have lowered below the previous 3.3 V and 5 V standards. As lower and lower operating voltage IC technology is developed and commercialized, however, a distinct problem has arisen. Mostly because of economic reasons, electronic systems often use ICs that span several technology generations, each generation having different supply voltage requirements. The ability to interface newer low power ICs with their predecessors where each IC has a different range of operating voltages is of concern, particularly as it relates to metal oxide semiconductors ("MOS"). Interfacing an older higher operating voltage IC with a lower operating voltage technology may cause reliability issues and/or temporary or even permanent damage. For example, the buffer circuits of a 1.5 V IC can neither provide nor sustain (when in a high impedance state) a 3.3 V drive.
[0005] To overcome this interface problem, several solutions have been proposed. One approach entails the development of MOS devices capable of handling both low and high voltages on the same semiconductor substrate. While this "dual supply" approach is simple in circuit implementation, presently, it is substantially more expensive than the traditionally known MOS technology because of the additional processing steps required to fabricate the high-voltage devices. Currently, many $0.2 \mu \mathrm{~m}$ technologies utilize this "dual supply" approach.
[0006] Alternatively, several buffer interface architectures are also known in the art for providing high voltage drive capability using low voltage MOS technology. Using this methodology, the incremental costs associated with the additional circuitry required to realize an interface having high voltage drive capability while implemented in low voltage MOS technology are negligible.
[0007] Prior approaches to high-voltage drive buffers with low-voltage transistors (HVB/LVT) can be classified into two basic groups. FIG. 1A illustrates a circuit with both high-voltage tolerance and high-voltage drive. Such a circuit is proposed in U.S. Pat. No. 5,663,917 to Oka et al., the entirety of which is hereby incorporated by reference herein.

FIG. 1B illustrates a circuit with high-voltage tolerance and low-voltage drive, such as may be found in M. Pelgrom and E. Dijkmans, "A $3 / 5 \mathrm{~V}$ compatible I/O Buffer," IEEE J. of Solid-State Circuits, vol. 30, No. 7, p.p.823-825, July, 1995, the entirety of which is hereby incorporated by reference herein.
[0008] For purposes of circuit $\mathbf{1 0}$ of FIG. 1A, it is assumed that the breakdown voltage of the transistors used in the circuit is only slightly higher than $1 / 2 \mathrm{~V}_{\text {HIGH }}$-the voltage swing of the input signal. The circuit 10 of FIG. 1A includes a pad driver 12 which includes p-channel and n-channel cascode stacks, which include MOS devices $\mathrm{P}_{1}, \mathrm{P}_{2}$ and $\mathrm{N}_{1}$, $\mathrm{N}_{2}$, respectively. The cascode transistors $\mathrm{P}_{2}$ and $\mathrm{N}_{2}$ allow the output at pad node $\mathbf{1 4}$ to traverse between 0 V and $\mathrm{V}_{\mathrm{HIGH}}$ while the $\mathrm{V}_{\mathrm{GS}}$ 's (voltage gate to source) and $\mathrm{V}_{\mathrm{GD}}$ 's (voltage gate to drain) of all four transistors $\mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{~N}_{1}, \mathrm{~N}_{2}$ remain lower than $1 / 2 \mathrm{~V}_{\text {HIGH }}$, and thus lower than the breakdown voltage of the transistors. The voltage capability of the pad driver 12, therefore, is two times larger than the voltage capability of the MOSFETs used in the driver. Such a circuit may be referred to as a " $2 x$ driver."
[0009] For proper operation, the cascode pad driver 12 requires two in-phase input signals at nodes $\mathbf{1 8}$ and $\mathbf{2 0}$. Both signals must have a voltage swing that does not exceed $1 / 2$ $\mathrm{V}_{\text {HIGH }}$ in order to avoid exceeding the voltage capability of the transistors used therein. These signals are provided from the level shifter 16 to the driver 12 through two conventional inverter chains. The level shifter 16 takes a 0 to $1 / 2 \mathrm{~V}_{\mathrm{HIGH}}$ swing input data signal and produces a data signal that swings between $1 / 2 \mathrm{~V}_{\mathrm{HIGH}}$ and $\mathrm{V}_{\mathrm{HIGH}}$ at node 18. Naturally, the level shifter 16 should be implemented in such a way that none of its transistors experience voltage overstress.
[0010] Unlike the circuit $\mathbf{1 0}$ of FIG. 1A, the circuit 20 of FIG. 1B is a high voltage buffer with low voltage transistors that is biased from a lower supply voltage $1 / 2 \mathrm{~V}_{\text {HIGH }}$ and is characterized by high voltage tolerance but low voltage drive. As a result, its output drive is only between 0 and $1 / 2$ $\mathrm{V}_{\text {HIGH. }}$. The structure, however, allows the pad voltage to exceed the supply voltage when the buffer is in the tristate mode, i.e., the circuit can be driven by a voltage of approximately $\mathrm{V}_{\text {HIGH }}$ without damaging the components. The circuit, therefore, may be characterized as having a " $2 \times$ tolerance." The circuit 10 of FIG. 1A may also be characterized as a " $2 \times$ tolerance" circuit.
[0011] Three problems are eliminated to achieve the $2 \times$ tolerance of the circuit 20: (a) $\mathrm{V}_{\mathrm{DG}}$ (voltage drain to gate) overstress of the n -channel transistor $\mathrm{N}_{1}$; (b) conduction of the p -channel transistor $\mathrm{P}_{1}$ in tristate mode when the output node exceeds the supply voltage by approximately a threshold voltage; and (c) forward biasing of the drain-bulk p-n junction of the p-channel transistor $\mathrm{P}_{1}$ when the output sufficiently exceeds the supply voltage. The first problem is resolved by using an n-channel cascode- $\mathrm{N}_{2}$-while the second and the third problems are eliminated by using dynamic gate and bulk biasing (conceptually illustrated using two pairs of switches).
[0012] Recently, two HVB/LVT's with beyond- $2 \times$ voltage capabilities have been reported. A first circuit has a 3.3 V drive and 5 V tolerance using 2 V transistors and is proposed in L. Clark, "High-Voltage Output Buffer Fabricated on a 2 V CMOS Technology," Digest of Technical Papers, 1999 VLSI Symposium, p.p. 61-62. A circuit that extends the stress free range of a cascode stack beyond the difference between
supply and ground by approximately one threshold voltage is proposed in G. Singh and R. Salem, "High-VoltageTolerant I/O Buffers with Low-Voltage CMOS Process," IEEE J. of Solid-State Circuits, vol. 34, No. 11, p.p. 15121525, November 1999. Both circuits use dynamic gate biasing.
[0013] While the above referenced circuits address some of the issues involved with interfacing an older higher operating voltage IC with a lower operating voltage technology, the circuits possess significant long term shortcomings. Presently, there is a movement within the semiconductor industry to migrate to sub- $0.2 \mu \mathrm{~m}$ sizes towards $0.16 \mu \mathrm{~m}$, and even $0.13 \mu \mathrm{~m}$ technology powered by sub- 1.5 V sources. It is expected that within the next four years, the supply voltages may even be in the sub-1V range. As the industry moves below the sub- $0.2 \mu \mathrm{~m}$ area and the technologies is powered by sub- 1.5 V sources, interface buffers will be required to handle greater than the $2 x$ multiples of the known art in order to function with older $0.24-0.35 \mu \mathrm{~m}$ powered devices. Thus, the known art is limited as a long term solution due to the migration towards increasingly smaller MOS transistor technologies in view of the continuing commercial viability of older IC components operating at voltages more than twice that of the breakdown voltages of the smaller devices.
[0014] As such, there is a need for an improved output buffer capable of interfacing at least two ICs having operating voltages which are multiples equal to or greater than $2 \times$ and which provides no gate-to-source, gate-to-drain, and drain-to-source stresses while providing at least $2 \times$ tolerance. Still further, there is a need for a tristate capable high voltage buffer implemented with low voltage transistors that approaches $3 \times$ voltage capabilities or better.

## SUMMARY OF THE INVENTION

[0015] An integrated circuit includes an output buffer having a maximum voltage that approximates the highest voltage $\mathrm{V}_{\mathrm{mAX}}$ applicable across at least one pair of nodes of a transistor. The output buffer is capable of delivering an output signal signal having a voltage swing $\mathrm{V}_{\mathrm{HIGH}}$ of up to about three times the magnitude of $\mathrm{V}_{\text {max }}$. The output buffer includes at least a first and a second transistor cascode stack, each of the stacks having a driver transistor and at least one cascode transistor. The output buffer also includes a biasing circuit for biasing at least one of the cascode transistors of each of the cascode stacks in response to said output signal such that the magnitude of the voltage applicable across each pair of nodes of each transistor in each cascode stack is less than or equal to $\mathrm{V}_{\mathrm{MAX}}$.
[0016] The buffer may be utilized to provide a tristate capable buffer circuit with up to $3 \times$ voltage capabilities, including $3 \times$ drive and $3 \times$ tolerance.
[0017] The above and other features of the present invention will be better understood from the following detailed description of the preferred embodiments of the invention that is provided in connection with the accompanying drawings.

## BRIEF DESCRIPTION OF THE DRAWINGS

[0018] The accompanying drawings illustrate preferred embodiments of the invention, as well as other information pertinent to the disclosure, in which:
[0019] FIG. 1A is a circuit diagram of a known high voltage tolerance and high voltage driver buffer interface circuit;
[0020] FIG. 1B is a circuit diagram of a known high voltage tolerance and low voltage driver buffer interface circuit;
[0021] FIGS. 2A-2C are a schematic representation of a tristate capable high voltage buffer and accompanying active mode and tristate mode waveforms;
[0022] FIGS. 3A-3F are circuit diagrams of an exemplary driver for a $3 \times$ tristate capable buffer;
[0023] FIG. 4 is a circuit diagram of an exemplary driver for a $2 \times$ tristate capable buffer;
[0024] FIGS. 5A-5C are circuit diagrams of an exemplary level shifter circuit for a $3 x$ tristate capable buffer;
[0025] FIG. 6 is a circuit diagram of an exemplary $3 \times$ tristate capable output buffer; and
[0026] FIG. 7 is a circuit diagram of a $3 \times$ tristate capable input buffer.

## DETAILED DESCRIPTION

[0027] FIGS. 2A is a conceptual diagram of a tristate capable CMOS buffer 30 for interfacing a low supply voltage IC chip and a high supply voltage IC chip. The buffer $\mathbf{3 0}$ receives an input data signal from the low voltage supply at an input and produces an output data signal which corresponds to the input data signal but has a voltage swing between ground and the higher supply voltage $\mathrm{V}_{\mathrm{DD}}$. The buffer $\mathbf{3 0}$ includes a level shifter $\mathbf{3 2}$ and a driver stage $\mathbf{3 4}$. The level shifter produces data waveforms $\mathrm{V}_{\mathrm{p}}$ and $\mathrm{V}_{\mathrm{n}}$ shown in FIGS. 2B and 2C, depending upon whether the circuit is operated in the "Active Mode" or the "Tristate Mode." As is conventional, the tristate mode is enabled via the OEN (output enable) input. In the "Active Mode," $\mathrm{V}_{\mathrm{n}}$ is typically the input data signal and $\mathrm{V}_{\mathrm{p}}$ corresponds to $\mathrm{V}_{\mathrm{n}}$ with a DC offset as shown in FIG. 2B. It is assumed, but not required, that the input data signal received from the low operating voltage IC has a voltage swing with a peak of $\mathrm{V}_{\mathrm{MAX}}, \mathrm{V}_{\text {max }}$ approaching the maximum voltage a transistor in the buffer circuitry can withstand, i.e. $/ \mathrm{V}_{\mathrm{GS}} /, / \mathrm{V}_{\mathrm{GD}} /$, and $/ \mathrm{V}_{\mathrm{DS}} /$ $\leqq \mathrm{V}_{\mathrm{MAX}}$.
[0028] FIG. 3A is a conceptual schematic of an exemplary embodiment of a pad driver $\mathbf{1 0 0}$ having stress-free range of $3 \times$, i.e., the driver 100 is capable of driving an output signal $\mathrm{V}_{\mathrm{pad}}$ at output node $\mathbf{1 0 2}$ having a voltage swing $\mathrm{V}_{\mathrm{HIGH}}$ which is up to approximately three times the break-down voltage of any transistor used in the driver 100. Driver 100 includes a p-channel cascode stack and an n-channel cascode stack connected in series at output node 102. The p-channel cascode stack includes at least three p-channel MOS transistors $\mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3}$ connected in series between the supply voltage $\mathrm{V}_{\mathrm{HIGH}}$ and the output node $\mathbf{1 0 2}$. The n -channel cascode stack includes at least three $n$-channel MOS transistors $\mathrm{N}_{1}, \mathrm{~N}_{2}, \mathrm{~N}_{3}$ connected in series between the output node 102 and a relative ground $V_{\text {Ground }}$.
[0029] The gate terminal of $\mathrm{N}_{1}$ is coupled to an input data signal $V_{n}$ (FIG. 2A) and the gate terminal of $P_{1}$ is coupled to a level shifted data signal $V_{p}$ (FIG. 2A). These signals may be supplied by a level shifter circuit. The gate terminal
of $n$-channel transistor $N_{2}$ is coupled to a first constant voltage such that the difference between the first constant voltage and $V_{\text {Ground }}$ does not exceed $\mathrm{V}_{\text {max }}$. For a true $3 \times$ buffer, this first constant voltage value equals approximately $\mathrm{V}_{\text {MAX }}$ as shown in FIG. 3A. The gate terminal of p-channel transistor $\mathrm{P}_{2}$ is coupled to a second constant voltage such that the difference between $\mathrm{V}_{\text {HIGH }}$ and the second constant voltage does not exceed $V_{\text {max }}$. For a true $3 \times$ buffer, the second constant voltage is set to $2 \mathrm{~V}_{\text {max }}$ as shown in FIG. $\mathbf{3 A}$. The first constant voltage may be obtained from the low voltage supply IC. The second constant voltage may be generated internally within the buffer by conventional techniques.
[0030] In an exemplary driver 100, the pad voltage at output node 102 controls switches $S_{1}$ and $S_{2}$, which thereby provide dynamic gate biasing for cascode transistors $P_{3}$ and $\mathrm{N}_{3}$. None of the six transistors $\mathrm{N}_{1}, \mathrm{~N}_{2}, \mathrm{~N}_{3}, \mathrm{P}_{1}, \mathrm{P}_{2}$, and $\mathrm{P}_{3}$ experience $V_{G S}$ or $V_{D G}$ voltage overstress if the following conditions are satisfied: (1) $S_{1}$ is closed when $V_{p a d}$ falls below the first constant voltage (e.g., $\mathrm{V}_{\text {MAx }}$ ); (2) $\mathrm{S}_{2}$ is closed when $V_{p a d}$ rises above the second constant voltage (e.g., $2 \mathrm{~V}_{\text {max }}$ ); and (3) $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ maintain the gate voltage of $\mathrm{N}_{3}$ and $\mathrm{P}_{3}$ at or between the first or second constant voltages when $V_{\text {pad }}$ is at or between the first and second constant voltages. Of course, both $S_{1}$ and $S_{2}$ are never both closed.
[0031] The fact that $S_{1}$ must be closed or "on" when its control voltage (i.e., $\mathrm{V}_{\mathrm{pad}}$ ) is lower than the switch terminal voltages suggests that $S_{1}$ should be implemented using a p-channel transistor. $S_{2}$ on the other hand should be implemented using $n$-channel transistor because it must be closed or "on" when its control voltage is higher than its terminal voltages. This configuration is shown in FIG. 3B with the addition of n -channel transistor $\mathrm{N}_{4}$ and p-channel transistor $\mathbf{P}_{4}$. The drain terminals of each transistor are coupled at node 104 to the gate terminals of transistors $\mathrm{N}_{3}$ and $\mathrm{P}_{3}$.
[0032] The gates of both switch transistors $\mathrm{N}_{4}$ and $\mathrm{P}_{4}$ should be controlled by $V_{p a d}$, but preferably are not directly connected to the pad node 102. A direct connection would result in voltage overstress of the switch transistors $\mathrm{N}_{4}$ and $\mathbf{P}_{4}$. For stress-free operation, the gate voltage of $\mathbf{P}_{4}$ should follow $\mathrm{V}_{\mathrm{pad}}$, but it should not exceed $2 / 3 \mathrm{~V}_{\mathrm{HIGH}}$ or $2 \mathrm{~V}_{\text {max }}$. Similarly, the gate voltage of $\mathrm{N}_{4}$ should follow $\mathrm{V}_{\mathrm{pad}}$, but it should not go below $1 / 3 \mathrm{~V}_{\text {HIGH }}$ or $\mathrm{V}_{\text {MAx }}$. When the driver $\mathbf{1 0 0}$ of FIG. 3A is in tristate mode, nodes $\mathbf{1 1 0}$ and $\mathbf{1 1 2}$ have the required voltage excursions. The voltage at node $\mathbf{1 1 2}$ follows $\mathrm{V}_{\mathrm{pad}}$ down to $\mathrm{V}_{\text {GROUND }}$, but it would not increase much beyond $2 / 3 \mathrm{~V}_{\mathrm{HIGH}}-\mathrm{Vtn}$. The voltage at node 110, on the other hand, follows $V_{\text {pad }}$ to the supply rail, but it would not decrease significantly below $1 / 3 \mathrm{~V}_{\text {HIGH }}+\mathrm{Vtp}$. Note that "Vtn" is the threshold voltage of the $n$-channel devices, and Vtp is the threshold voltage of the p-channel devices.
[0033] A driver 100 as shown in FIG. 3B but having the gate terminals of $\mathrm{N}_{4}$ and $\mathrm{P}_{4}$ coupled directly to node 110 and 112 , respectively, was simulated using $0.25 \mu \mathrm{~m} 2.5 \mathrm{~V}$ breakdown voltage technology and a $\mathrm{V}_{\mathrm{HIGH}}$ of 7.5 V . The driver was placed in tristate mode (i.e., both $\mathrm{N}_{1}$ and $\mathrm{P}_{1}$ were OFF) and the pad voltage was varied between 0 and 7.5 V . As expected, the gate-source and gate-drain voltages of all eight transistors $\left(\mathrm{N}_{1}-\mathrm{N}_{4}\right.$ and $\left.\mathrm{P}_{1}-\mathrm{P}_{4}\right)$ remained bounded to $\pm 2.5 \mathrm{~V}$ (i.e., the voltages did not exceed $\mathrm{V}_{\mathrm{max}}$ ). In active mode, however, the voltage at node 112 is not only a function of both $\mathrm{V}_{\text {out }}$ (i.e., $\mathrm{V}_{\mathrm{pad}}$ ) but it is also a function of the gate
voltage of transistor $\mathrm{N}_{1}$. Similarly, the voltage at node 110 is a function of both $V_{p a d}$ and the gate voltage of transistor $\mathrm{P}_{1}$. As a result, immediately after each input transition, both $\mathrm{P}_{4}\left(\mathrm{~S}_{1}\right)$ and $\mathrm{N}_{4}\left(\mathrm{~S}_{2}\right)$ are ON and conducting a large "shottrough" current. More importantly, during the same time frame, the gate oxides of both $\mathrm{N}_{3}$ and $\mathrm{P}_{3}$ are subjected to voltage overstress. This issue is addressed in the circuit of FIG. 3C.
[0034] In FIG. 3C, the triple cascode is split into two separate circuits, one of which is always operated in tristate mode, and the switching transistors are shared. The controls for the switching transistors are derived from the "alwaystristate" circuit. Switch transistors $\mathrm{P}_{4}$ and $\mathrm{N}_{4}$ respond only to changes in $\mathrm{V}_{\mathrm{pad}}$ at node 102 and provide dynamic protection for added transistors $N_{5}$ and $P_{5}$. Transistors $N_{5}$ and $P_{5}$ have gate terminals coupled to node $\mathbf{1 0 4}$, and drain terminals coupled to output node $\mathbf{1 0 2}$. The source terminal of $\mathrm{P}_{5}$ is coupled to the gate terminal of $\mathrm{N}_{4}$, and the source terminal of $\mathrm{N}_{5}$ is coupled to the gate terminal of $\mathrm{P}_{4}$. Since the drain and gate nodes of these two transistors $\mathrm{P}_{5}, \mathrm{~N}_{5}$ are coupled respectively to the gate and drain nodes of $\mathrm{N}_{3}$ and $\mathrm{P}_{3}$ (also referred to as nodes 104 and 102 , respectively), the switches $\mathrm{N}_{4}, \mathrm{P}_{4}$ also provide protection for $\mathrm{P}_{5}$ and $\mathrm{N}_{5}$. An exemplary high voltage buffer, low voltage transistor circuit is therefore achieved.
[0035] The gate-source and gate-drain voltages of all ten transistors $\left(\mathrm{N}_{1}-\mathrm{N}_{5}, \mathrm{P}_{1}-\mathrm{P}_{5}\right)$ are always limited to $\pm 1 / 3 \mathrm{~V}_{\mathrm{HIGH}}$ or $\mathrm{V}_{\text {MAX }}$. Drain-source (DS) voltages of transistors $\mathrm{N}_{5}, \mathrm{P}_{5}$, $\mathrm{N}_{3}$ and $\mathrm{P}_{3}$ can, however, exceed $\mathrm{V}_{\text {MAX }}$ by at least one threshold voltage (Vtn). This may be addressed by extending the length of devices in the driver, but this may not be a viable option with increasing area constraints on ICs.
[0036] In order to keep $\mathrm{V}_{\mathrm{DS}}$ of $\mathrm{N}_{5} \leqq 1 / 3 \mathrm{~V}_{\text {HIGH }}$ or $\mathrm{V}_{\mathrm{MAX}}$, node 106 may be pulled up to $2 / 3 \mathrm{~V}_{\text {HIGH }}$. This is accomplished in the exemplary circuit configurations of FIGS. 3D and 3 E via transistor $\mathrm{N}_{6}$. Similarly, to keep $\mathrm{V}_{\mathrm{DS}}$ of $\mathrm{P}_{5} \leqq 1 / 3$ $\mathrm{V}_{\text {HIGH }}$ or $\mathrm{V}_{\text {MAX }}$ node 108 may be pulled down to $1 / 3 \mathrm{~V}_{\text {HIGH }}$, which is accomplished via transistor $\mathrm{P}_{6}$. Note that when activated, $\mathrm{N}_{6}$ does not connect node $\mathbf{1 0 6}$ directly to $2 / 3$ $\mathrm{V}_{\mathrm{HIGH}}$; instead, it connects it to node 104 , which for high pad voltages acquires the desired $2 / 3 \mathrm{~V}_{\mathrm{HIGH}}$ value. Similarly, node 108 is brought down to $1 / 3 \mathrm{~V}_{\text {HIGH }}$ indirectly via node 104. This feature guarantees that transistors $N_{6}$ and $P_{6}$ are not overstressed.
[0037] The final issue that should be addressed is the potential drain-source overstress of transistors $\mathrm{N}_{3}$ and $\mathrm{P}_{3}$. Below is a brief description of the causes of the drain-source overstress of transistor $\mathrm{N}_{3}$, and a circuit approach to resolve this issue is shown in FIG. 3F. The cause of overstress of $\mathrm{P}_{3}$ is analogous to that of $\mathbf{N}_{3}$ and is not described.
[0038] When the pad voltage at 102 equals $\mathrm{V}_{\text {HIGH }}$, the drain-source voltages of transistors $N_{2}$ and $N_{3}$ are as follows: $\mathrm{V}_{\mathrm{DS}}$ of $\mathrm{N}_{2}=1 / 3 \mathrm{~V}_{\mathrm{HIGH}}+\left(\mathrm{V}_{\mathrm{GS}}\right.$ of $\mathrm{N}_{2}-\mathrm{V}_{\mathrm{GS}}$ of $\left.\mathrm{N}_{3}\right)$ and $\mathrm{V}_{\mathrm{DS}}$ of $\mathrm{N}_{3}=1 / 3 \mathrm{~V}_{\mathrm{HIGH}}+\mathrm{V}_{\mathrm{GS}}$ of $\mathrm{N}_{3}$, respectively. Immediately after input transition of the input data signal at the gate terminal of $\mathrm{N}_{1}$, both $\mathrm{V}_{\mathrm{GS}}$ of $\mathrm{N}_{2}$ and $\mathrm{V}_{\mathrm{GS}}$ of $\mathrm{N}_{3}$ can increase so that the cascode transistors $\mathrm{N}_{2}$ and $\mathrm{N}_{3}$ can carry the current conducted by $N_{1}$. These changes alter $V_{D S}$ of $N_{2}$ and $V_{D s}$ of $N_{3}$. According to the first equation, the change in $\mathrm{V}_{\mathrm{DS}}$ of $\mathrm{N}_{2}$ can be kept low at approximately constant and equal to $1 / 3 \mathrm{~V}_{\text {HIGH }}$ by making $\mathrm{N}_{2}$ and $\mathrm{N}_{3}$ identical in size. The second equation reveals that $\mathrm{N}_{3}$ would experience a drain-source overstress.

This overstress could be prevented by connecting an additional cascode transistor $\mathrm{N}_{7}$ between the drain of $\mathrm{N}_{3}$ and node $\mathbf{1 0 2}$ as shown in FIG. 3F. With the addition of transistor $\mathrm{N}_{7}$ in FIG. 3F to the n-channel cascode stack, the drain-source voltage of $\mathrm{N}_{3}$ becomes $\mathrm{V}_{\mathrm{DS}}=1 / 3 \mathrm{~V}_{\mathrm{HIGH}}+\left(\mathrm{V}_{\mathrm{GS}}\right.$ of $\mathrm{N}_{3}-\mathrm{V}_{\mathrm{GS}}$ of $\mathrm{N}_{7}$ ). This drain-source voltage can now be kept nearly constant and equal to $1 / 3 \mathrm{~V}_{\text {HIGH }}$ by simply making $\mathrm{N}_{4}$ and $\mathrm{N}_{3}$ approximately equal in size. This drain-source overstress protection requires the gate terminal of $\mathrm{N}_{7}$ to have a potential of $\mathrm{V}_{\text {High }}$ whenever the pad node has potential $\mathrm{V}_{\text {HIGH }}$. The gate terminal potential of transistor $\mathrm{N}_{7}$ should, however, be lowered to $1 / 3 \mathrm{~V}_{\text {HIGH }}$ as pad node $\mathbf{1 0 2}$ traverses toward $\mathrm{V}_{\text {GROUD }}$, i.e. $\mathrm{N}_{7}$ requires a $\mathrm{V}_{\text {HIGH }}-$ to $-1 / 3 / \mathrm{V}_{\text {HIGH }}$ dynamic gate biasing. Such biasing is readily available at node 108.
[0039] Similarly, the drain-source overstress of $\mathrm{P}_{3}$ is eliminated by the addition of the $\mathrm{P}_{7}$ cascode transistor coupled between the drain terminal of $P_{3}$ and output node 102. As shown in FIG. 3F, required dynamic biasing ( $0-$ to $-2 / 3 \mathrm{~V}_{\text {HIGH }}$ ) is obtained by connecting the gate terminal of transistor $\mathrm{P}_{7}$ to node 106.
[0040] FIG. 4 is provided to show that the same basic approach as described above in achieving a $3 \times$ driver with no gate-source, gate-drain, and drain-source overstress may be utilized to provide a $2 \times$ driver 200 that exhibits no gate-source, gate-drain, and drain-source overstress. Note that the driver 200 of FIG. 4 includes n-channel and p-channel cascode stacks connected at an output node 202 as shown in FIGS. 3A-3E. The supply rail is set to $2 \mathrm{~V}_{\text {max }}$ in the $2 \times$ driver 200 instead of $3 \mathrm{~V}_{\text {max }}$. Also, the gate terminals of $\mathrm{P}_{2}$ and $\mathrm{N}_{2}$ are coupled to a single constant voltage at node 204 (shown as $\mathrm{V}_{\text {MAX }}$ ) such that the difference between $\mathrm{V}_{\text {HIGH }}$ and node 204 is not greater than $\mathrm{V}_{\mathrm{MAX}}$ and the difference between node 204 and $V_{\text {Ground }}$ is not greater than $\mathrm{V}_{\mathrm{MAX}}$. The input data signal at the gate terminal of $\mathrm{N}_{3}$ may have a maximum voltage swing of $\mathrm{V}_{\text {MAX }}$, and the input data signal at the gate terminal of $\mathrm{P}_{3}$ is the input data signal of $\mathrm{N}_{3}$ level shifted by the DC value at node 204, i.e., the data signal traverses between $\mathrm{V}_{\mathrm{MAx}}$ and $2 \mathrm{~V}_{\text {max }}$. Control circuits 206 and 208 provide dynamic gate biasing signals Gn and Gp to n-channel transistor $\mathrm{N}_{1}$ and p-channel transistor $\mathrm{P}_{1}$, respectively.
[0041] Both signals Gn and Gp are in-phase with the output signal produced at node $\mathbf{2 0 2}$ and have a voltage swing of $\mathrm{V}_{\mathrm{MAX}}$, with Gn traversing between $\mathrm{V}_{\mathrm{MAX}}$ and $\mathrm{V}_{\mathrm{HIGH}}$ and Gp traversing between $\mathrm{V}_{\text {GROUND }}$ and $\mathrm{V}_{\mathrm{MAX}}$. To understand how the circuit 200 of FIG. 4 provides stress-free operation, the behavior of the circuit before and after input transition may be considered. Assuming that the initial condition is as follows: input is low (the gate of $\mathrm{N}_{1}$ is 0 V and the gate of $\mathrm{P}_{1}$ is $\mathrm{V}_{\text {MAX }}$ ) and the output is $\mathrm{V}_{\text {HIGH }}$. Due to the action of the biasing circuits 206, 208, Gn and Gp respectively are $\mathrm{V}_{\text {HIGH }}$ and $\mathrm{V}_{\text {max }}$. Under these stated conditions, it can be shown that the potential difference between any two transistor terminals does not exceed $\mathrm{V}_{\mathrm{max}}$.
[0042] As the input signal at the gate terminal of $\mathrm{N}_{1}$ goes high, the current carried by $\mathrm{N}_{1}$ increases. In order for this current to be conducted by $\mathrm{N}_{2}$ and $\mathrm{N}_{3}$, the transistor source potentials of $\mathrm{N}_{2}$ and $\mathrm{N}_{3}$ decrease from their initial values of $\mathrm{V}_{\mathrm{MAX}}-\mathrm{Vtn}$ and $2 \mathrm{~V}_{\max }-\mathrm{Vtn}$. If $\mathrm{N}_{2}$ and $\mathrm{N}_{3}$ are matched, the source decrement for both transistors is the same and $V_{D S}$ of $\mathrm{N}_{2}$ remains initially constant and approximately equal to
$\mathrm{V}_{\text {max }}$. The drain-source voltage of $\mathrm{N}_{3}$ also is less than $\mathrm{V}_{\text {max }}$. As the load capacitance is being discharged, the drain voltage of $\mathrm{N}_{3}$ decreases. At some point, the biasing circuit 206 is activated and it lowers the gate voltage of $\mathrm{N}_{3}$ to prevent $V_{G D}$ of transistor $\mathrm{N}_{3}$ from becoming to large. The output node 202 keeps discharging until it reaches $\mathrm{V}_{\text {GROUND }}$ where it settles.
[0043] It can be shown that for output "low" or $\mathrm{V}_{\text {GROUND }}$, and input of $\mathrm{V}_{\mathrm{MAX}}$, no terminal-to-terminal voltages exceed $\mathrm{V}_{\text {max }}$. The circuit 200 exhibits similar behavior when the input transitions from "high" to "low" (and output transitions from "low" to "high"). During this transition, the presence of $P_{3}$ prevents transistor $P_{2}$ from developing large drain-source voltages while the control circuit 208 provides gate-source and gate-drain overstress protection for $\mathrm{P}_{3}$.
[0044] Biasing circuits 206 and 208 may be implemented as shown in FIG. 4 with p-channel transistors $\mathrm{P}_{4}$ and $\mathrm{P}_{5}$ and n-channel transistors $\mathrm{N}_{4}$ and $\mathrm{N}_{5}$. P-channel transistor $\mathrm{P}_{4}$ has its gate terminal coupled to $\mathrm{V}_{\text {pad }}$ at output node 202, a drain terminal coupled to the constant voltage at node 204, and a source terminal coupled to the gate terminal of $\mathrm{N}_{3}$. Transistor $\mathrm{P}_{5}$ has its gate terminal coupled to node 204, a drain terminal coupled to output node 202, and its source terminal coupled to the gate terminal of $\mathrm{N}_{3}$. Likewise, biasing circuit 208 may be implemented with n-channel transistor $\mathrm{N}_{4}$ having its gate terminal coupled to output node 202, its source terminal coupled to the gate terminal of $\mathrm{P}_{3}$, and its drain terminal coupled to the constant voltage at 204. N -channel transistor $\mathrm{N}_{5}$ has its gate terminal coupled to the constant voltage at node 204, its source terminal coupled to the gate terminal of $\mathrm{P}_{3}$ and its drain terminal coupled to output node 202. The biasing circuits provide the advantage of not dissipating static power.
[0045] FIGS. 5A-5C are circuit schematics of an exemplary level shifter circuit $\mathbf{3 0 0}$ for use in a $3 \times$ tristate capable buffer. This circuit may be used to provide signal $\mathrm{V}_{\mathrm{p}}$ to driver $\mathbf{1 0 0}$. A level shifter circuit comprises an input $n$-channel transistor, a cascode stack for protecting the input transistor from voltage overstress and including at least one n-channel cascode transistor, and a load transistor coupled to the cascode stack at an output node. As shown in FIG. 5A, the level shifter $\mathbf{3 0 0}$ for providing a signal to a driver as described above may generally be illustrated as a modified N -MOS inverter comprising at least four n-channel transistors $\mathrm{N}_{8}, \mathrm{~N}_{9}, \mathrm{~N}_{10}$ and $\mathrm{N}_{11}$ coupled in series. A source terminal of input transistor $\mathrm{N}_{8}$ is coupled to $\mathrm{V}_{\text {Ground }}$, a source terminal of cascode transistor $\mathrm{N}_{9}$ is coupled to a drain terminal of $\mathrm{N}_{8}$, a source terminal cascode transistor $\mathrm{N}_{10}$ is coupled to a drain terminal of $\mathrm{N}_{9}$ and a drain and gate terminals of load transistor $\mathrm{N}_{11}$ are both coupled to supply $\mathrm{V}_{\text {HGH }}$ or $3 \mathrm{~V}_{\text {max }}$. Transistors $\mathrm{N}_{11}$ and $\mathrm{N}_{10}$ are coupled together at first output node 302. A gate terminal of $\mathrm{N}_{8}$ is coupled to an input data signal with a maximum voltage swing which does not exceed $\mathrm{V}_{\mathrm{max}}$. This input data signal may be provided by the low voltage IC. The gate terminals of $\mathrm{N}_{9}$ and $\mathrm{N}_{10}$ are coupled to a first constant voltage and a second constant voltages, respectively, such that a difference between $\mathrm{V}_{\text {HIGH }}$ and the second constant voltage does not exceed $\mathrm{V}_{\text {max }}$ and a difference between the first constant voltage and $\mathrm{V}_{\text {Ground }}$ does not exceed $\mathrm{V}_{\text {max }}$. For a true $3 \times$ level shifter stage, the first and second constant voltages are $\mathrm{V}_{\text {MAX }}\left(1 / 3 \mathrm{~V}_{\mathrm{HIGH}}\right)$ and $2 \mathrm{~V}_{\text {max }}\left(2 / 3 \mathrm{~V}_{\text {HIGH }}\right)$, respectively.

Through the level shifter 300, a data signal $\mathrm{V}_{\mathrm{p}}$ is produced at output node 302 which corresponds to the input data signal but has a DC offset of $2 \mathrm{~V}_{\text {max }}$, i.e. the signal traverses between $2 \mathrm{~V}_{\text {max }}$ and $3 \mathrm{~V}_{\text {max }}$ as needed for the driver circuits shown in FIGS. 3A-3F. It should be apparent that higher voltage shifted data signals may be achieved with the circuit approach of FIG. 5A by simply adding additional n-channel cascode with appropriate constant gate voltage biasing and an increased supply voltage $\mathrm{V}_{\text {HIGH }}$.
[0046] The circuit $\mathbf{3 0 0}$ provides a very robust output signal at node 302, but can dissipate static power. To reduce this static power dissipation, the duty cycle of the input data signal can be reduced. If the input data signal duty cycle is reduced, the output duty cycle must still be preserved. Therefore, an exemplary level shifter may further include a second inverter stage driven out-of-phase with the input inverter by one half cycle and an RS (reset-set) latch connecting the two inverter stages. This exemplary embodiment of a level shifter is shown in FIG. 5B.
[0047] The level-shifter of FIG. 5B includes inverter 300 $a$ and inverter $\mathbf{3 0 0} b\left(\mathrm{~N}_{12}, \mathrm{~N}_{13}, \mathrm{~N}_{14}\right.$, and $\left.\mathrm{N}_{15}\right)$ coupled to an RS latch 306. The level shifter also optionally includes crosscoupled p-channel transistors $\mathrm{P}_{8}$ and $\mathrm{P}_{9}$ and added series n -channel transistors $\mathrm{N}_{16}$ and $\mathrm{N}_{17}$. These devices ( $\mathrm{P}_{8}, \mathrm{P}_{9}$, $\mathrm{N}_{16}, \mathrm{~N}_{17}$ ) are not required but help the level shifter produce smooth output waveforms at outputs 308 and 310. Each inverter $\mathbf{3 0 0} a, \mathbf{3 0 0} b$ comprises an input transistor coupled to input signals $\mathrm{IN}_{1}$ and $\mathrm{IN}_{2}$ at their gate terminals, a cascode stack and load transistor. Input signals $\mathrm{IN}_{1}$ and $\mathrm{IN}_{2}$ are shown as having reduced duty cycles below $50 \%$. The "dashed" wave forms illustrate input waveforms with $50 \%$ duty cycles. The cascode transistors provide overstress protection for all of the devices. For effective overstress protection all devices preferably are the same size. With equally sized input and load transistors, the level shifter of FIG. 5B exhibits a gain of near-unity for large signals. Inverter gain is on the first order insensitive to process and temperature variations. The level-shifter of FIG. 5B, however, dissipates static power if input signals $\mathrm{IN}_{1}$ and $\mathrm{IN}_{2}$ have normal duty cycles of $50 \%$ (as shown by the dashed input signals of FIG. 5B).
[0048] Since the inverter stages $\mathbf{3 0 0} a, \mathbf{3 0 0} b$ dissipate static power whenever their inputs are "high," the static power dissipation could be reduced if the two inverters are impulse driven. Impulse duration, however, should be sufficiently large so that the latch $\mathbf{3 0 6}$ can change its state. If the two inverter structure are pulse driven, both inverter outputs are "high" most of the time. In order to be able to retain its state, the RS latch 306 should be implemented using NAND gates (as opposed to NOR gates).
[0049] The circuit of FIG. 5C illustrates one means of generating the modified pulse signals $\mathrm{IN}_{1}$ and $\mathrm{IN}_{2}$. The circuit of FIG. 5C also provides the additional advantage of producing two additional signals at outputs 316 and 318 having voltage swings between 0 and $\mathrm{V}_{\mathrm{MAX}}$. One of these signals may be used to provide signal $\mathrm{V}_{\mathrm{n}}$ to drive the n -channel transistor $\mathrm{N}_{1}$ of the driver stage $\mathbf{1 0 0}$.
[0050] The desired impulse drive of FIG. 5C is realized using a "one shot" circuit. This circuit employs three MOS inverters within input circuitry 314, two NAND gates within input circuitry 314, and a NAND-based RS latch 312.

Transistors $\mathrm{N}_{8}, \mathrm{~N}_{9}, \mathrm{~N}_{12}$ and $\mathrm{N}_{13}$ are also part of the one-shot circuit. P-channel transistors $\mathrm{P}_{10}$ and $\mathrm{P}_{11}$ may be included for smoother waveform generation. A pulse is produced at the gate of the transistors $\mathrm{N}_{8}$ whenever there is a positive input transition and at the gate of input transistor $\mathrm{N}_{12}$ whenever a there is a negative input transistor. The duration of the produced pulse is approximately equal to $\tau_{\text {mos }}+\tau_{\mathrm{N} 8 / \mathrm{N} 9}+\tau_{\mathrm{RS}}$ where $\tau_{\text {mos }}$ is the delay of the MOS inverter, $\tau_{\mathrm{N} 8 / \mathrm{Ng} 9}$ is the delay of the $\mathrm{N}_{8} / \mathrm{N}_{\mathrm{g}}$ inverter and $\tau_{\mathrm{RS}}$ is the switching delay of the RS latch 312. As long as RS latch 308 and RS latch 312 are equally loaded and present minor loading to their corresponding driving circuits, the duration of the generated driving pulses would be sufficient to guarantee switching of RS latch 308.
[0051] FIG. 6 is an exemplary embodiment of a $3 \times$ tristate capable output buffer circuit 400 including a level shifter circuit $\mathbf{3 0 0}$ described above coupled to a driver stage 200 described above. The tristate-capable 7 V output buffer $\mathbf{4 0 0}$ was fabricated with a $0.25 \mu \mathrm{~m} 2.5 \mathrm{~V}$ CMOS process. The circuit was designed to drive a 10 pF load capacitance at 200 MHz . The transistor sizes (width/length) in $\mu \mathrm{m}$ )) were as follows:

| $\mathrm{N}_{1}-\mathrm{N}_{3}, \mathrm{~N}_{7}$ | $370 / 0.24$ | $\mathrm{P}_{1}-\mathrm{P}_{3}, \mathrm{P}_{7} \mathrm{P}_{7}$ | $1300 / 0.28$ |
| :---: | ---: | :---: | ---: |
| $\mathrm{~N}_{5}, \mathrm{~N}_{6}$ | $37 / 0.24$ | $\mathrm{P}_{5}, \mathrm{P}_{5}$ | $74 / 0.28$ |
| $\mathrm{~N}_{4}$ | $740 / 0.24$ | $\mathrm{P}_{4}$ | $1300 / 0.28$ |
| $\mathrm{~N}_{8}-\mathrm{N}_{17}$ | $0.6 / .024$ | $\mathrm{P}_{8}-\mathrm{P}_{11}$ | $2.1 / 0.28$ |

[0052] The above designed circuit was tested, and "onwafer" probing was performed successfully. To verify highvoltage capability, internal nodes 104 , $\mathbf{1 0 6}$ and 108 were monitored while the buffer was operated in a "package-like environment." This was done by bonding a bare die directly on a PCB (printed circuit board) and using active probes. The obtained waveforms were then compared to the output waveform generated at node $\mathbf{1 0 2}$. The potential differences $\mathrm{V}_{102}-\mathrm{V}_{106}, \mathrm{~V}_{102}-\mathrm{V}_{108}$ and $\mathrm{V}_{102}-\mathrm{V}_{104}$ are indicative of the presence or absence of GS and GD voltage overstress. These differences remained bounded to approximately $\pm 2.5 \mathrm{~V}$. Therefore, the voltage drive and tolerance of the developed buffer circuit is nearly three times larger than the breakdown voltage of the MOS devices used in the circuit.
[0053] FIG. 7 illustrates that the circuit approach described in FIGS. 3D-3F may be used to form an input buffer circuit which receives an input signal at node 102 which swings between 0 and $3 \mathrm{~V} \max$ and produces an output data which swings between 0 and $V_{\text {max }}$ at output node 506 . Of course the output signal can be amplified by an inverter 510 or chain of inverters as is conventional. The n-channel and p-channel cascode stacks of FIGS. 3D-3F are not required for the function of an exemplary input driver. This circuitry is shown within the dashed box $\mathbf{5 0 8}$. These cascode stacks may be disenabled by coupling the gate of $\mathrm{P}_{1}$ to the supply voltage and the gate of $\mathrm{N}_{1}$ to $\mathrm{V}_{\text {Ground }}$.
[0054] An input stage $\mathbf{5 0 2}$ may be designed as shown in FIGS. 3D-3F from transistors $\mathrm{N}_{4}-\mathrm{N}_{6}$ and $\mathrm{P}_{4}-\mathrm{P}_{6}$ particularly those circuit configuration introduced in FIGS. 3D and 3E. Likewise, the biasing circuit 208 of FIG. 4 including n-channel transistors $\mathrm{N}_{5 \mathrm{a}}$ and $\mathrm{N}_{4 \mathrm{a}}$ may be coupled to the input stage $\mathbf{5 0 2}$ as shown. An input data signal from a high voltage IC presented at node 102 and having a voltage swing between 0 and $3 \mathrm{~V}_{\text {max }}$ produces a data signal at node $\mathbf{5 0 6}$ which is appropriate for safely driving a low voltage IC. The
data signal at node 504 has a voltage swing between 0and 2 $\mathrm{V}_{\text {MAX }}$, and the data signal at node $\mathbf{5 0 6}$ has a voltage swing of 0 to $V_{\text {Max }}$.
[0055] Although the invention has been described in terms of exemplary embodiments, it is not limited thereto. Rather, the appended claims should be construed broadly to include other variants and embodiments of the invention which may be made by those skilled in the art without departing from the scope and range of equivalents of the invention.

## We claim:

1. An integrated circuit comprising an output buffer having a maximum voltage that approximates the highest voltage $\mathrm{V}_{\mathrm{mAx}}$ applicable across at least one pair of nodes of a transistor, the output buffer for delivering an output signal having a voltage swing $\mathrm{V}_{\mathrm{HIGH}}$ of up to about three times the magnitude of $\mathrm{V}_{\mathrm{MAX}}$, said output buffer comprising:
(a) at least a first and a second transistor cascode stack, each of said stacks having a driver transistor and at least one cascode transistor, and
(b) a biasing circuit for biasing said at least one cascode transistor of each of said cascode stacks in response to said output signal such that the magnitude of the voltage applicable across each pair of nodes of each transistor in each cascode stack is less than or equal to $\mathrm{V}_{\text {MAX }}$.
2. The integrated circuit of claim 1 , wherein said biasing circuit comprises switching means for applying to a biasing node of a cascode transistor of each of said first and second cascode stacks a first voltage having a magnitude of about $\mathrm{V}_{\text {нін }}-\mathrm{V}_{\text {max }}$ when the output signal voltage is greater than or equal to about $\mathrm{V}_{\mathrm{HIGH}}-\mathrm{V}_{\text {MAX }}$ and a second voltage having a magnitude of about $\mathrm{V}_{\text {HIGH }}-2 \mathrm{~V}_{\text {MAX }}$ when the output signal voltage is less than or equal to about $\mathrm{V}_{\mathrm{HIGH}}-2 \mathrm{~V}_{\text {MAX }}$.
3. The integrated circuit of claim 2 , wherein said first transistor cascode stack includes transistors of a first conduction type and said second cascode stack includes transistors of a second conduction type.
4. The integrated circuit of claim 3 wherein each of said at least first and second transistor cascode stacks includes at least two cascode transistors, wherein said first voltage is coupled to a biasing node of one of said cascode transistors in said first cascode stack, said second voltage is coupled to a biasing node of at least one of said cascode transistors in said second cascode stack, and wherein said switching means applies, to the biasing node of said other cascode transistor of each of said first and second cascode stacks, said first voltage when the output signal voltage is greater than or equal to about $\mathrm{V}_{\mathrm{HIGH}}-\mathrm{V}_{\mathrm{MAX}}$ and said second voltage when the output signal voltage is less than or equal to about $\mathrm{V}_{\text {High }}-\mathrm{V}_{\mathrm{MAX}}$.
5. The integrated circuit of claim 4 , wherein said switching means comprises a fourth transistor of said second conduction type coupling said first voltage to said biasing nodes of said other cascode transistors and a fourth transistor of said first conduction type coupling said second voltage to said biasing nodes of said other cascode transistors.
6. The integrated circuit of claim 5 , wherein said fourth transistors are coupled together at a first node coupled to said biasing nodes of said other transistors of said cascode stacks, said switching means further comprising a fifth transistor of said second conduction type coupling said biasing node of said fourth transistor of said first conduction type to an
output node and a fifth transistor of said first conduction type coupling said biasing node of said fourth transistor of said second conduction type to said output node, said fifth transistors having respective biasing nodes coupled to said first node.
7. The integrated circuit of claim 6 , further comprising a sixth transistor of said second conduction type and a sixth transistor of said first conduction type coupled between said biasing nodes of said fourth transistors at said first node, said sixth transistors having biasing nodes coupled to said output node.
8. The integrated circuit of claim 6 , further comprising a sixth transistor of said second conduction type and a sixth transistor of said first conduction type coupled between said biasing nodes of said fourth transistors, wherein said sixth transistors are coupled together at said first node, and wherein a biasing terminal of said sixth transistor of said first conduction type is coupled to a biasing terminal of said fourth transistor of said first conduction type and a biasing terminal of said sixth transistor of said second conduction type is coupled to a biasing terminal of said fourth transistor of said second conduction type.
9. The integrated circuit of claim 8, wherein said first cascode stack further comprises a seventh transistor of said first conduction type coupled between said other cascode transistor of said first cascode stack and said output node, and said second cascode stack further comprises a seventh cascode transistor of said second conduction type coupled between said other cascode transistor of said second cascode stack and said output node and wherein a biasing node of said seventh transistor of said second conduction type is coupled to a biasing node of said fourth transistor of said second conduction type, and a biasing node of said seventh transistor of said first conduction type is coupled to a biasing node of said fourth transistor of said first conduction type.
10. An integrated circuit comprising a tristate capable output buffer having a maximum voltage that approximates the highest voltage $\mathrm{V}_{\text {MAX }}$ applicable across at least one pair of nodes of a transistor, the output buffer for delivering an output signal having a voltage swing $\mathrm{V}_{\mathrm{HIGH}}$ of up to about three times the magnitude of $\mathrm{V}_{\mathrm{MAX}}$, said output buffer comprising:
(a) a voltage driver, comprising:
(i) at least a first and a second transistor cascode stack, each of said stacks having a driver transistor and at least one cascode transistor; and
(ii) a biasing circuit for biasing said at least one cascode transistor of each of said cascode stacks in response to said output signal such that the magnitude of the voltage applicable across each pair of nodes of each transistor in each cascode stack is less than or equal to $V_{M A X}$; and
(b) a level shifter circuit, said level shifter circuit providing at least one voltage shifted data signal to a driver transistor of said voltage driver in response to an input data signal when said buffer is in an active mode, said circuit further configured to place said buffer in a tristate mode in response to an enable signal.
11. The integrated circuit of claim 10 , wherein said level shifter circuit comprises:
a first inverter for providing a first voltage shifted data signal comprising at least an input transistor having a
biasing node for receiving a first input data signal, a cascode stack connected in series with said input transistor and a load transistor.
12. The integrated circuit of claim 11, wherein said level shifter further comprises:
a second inverter for providing a second voltage shifted data signal comprising at least an input transistor having a biasing node for receiving a second input data signal, a cascode stack connected in series with said input transistor and a load transistor; and
a first latch for producing said at least one voltage shifted data signal in response to said first and second voltage shifted data signals when said input transistors of said inverters are driven with a first and second modified input data signals, respectively, corresponding to said input data signal with a reduced duty cycle.
13. The integrated circuit of claim 12 , wherein said latch is a RS latch and said level shifter further comprises a one-shot circuit for generating said first and second modified input data signals.
14. The integrated circuit of claim 12 , wherein said biasing circuit comprises switching means for applying to a biasing node of a cascode transistor of each of said first and second cascode stacks a first voltage having a magnitude of about $\mathrm{V}_{\mathrm{HIGH}}-\mathrm{V}_{\mathrm{MAX}}$ when the output signal voltage is greater than or equal to about $\mathrm{V}_{\mathrm{HIGH}}-\mathrm{V}_{\mathrm{MAX}}$ and a second voltage having a magnitude of about $\mathrm{V}_{\text {HIGH }}-2 \mathrm{~V}_{\text {MAX }}$ when the output signal voltage is less than or equal to about $\mathrm{V}_{\mathrm{HIGH}}-2 \mathrm{~V}_{\mathrm{MAX}}$.
15. The integrated circuit of claim 14 , wherein said first transistor cascode stack includes transistors of a first conduction type and said second cascode stack includes transistors of a second conduction type.
16. The integrated circuit of claim 15 wherein each of said at least first and second transistor cascode stacks includes at least two cascode transistors, wherein said first voltage is coupled to a biasing node of one of said cascode transistors in said first cascode stack, said second voltage is coupled to a biasing node of at least one of said cascode transistors in said second cascode stack, and wherein said switching means applies, to the biasing node of said other cascode transistor of each of said first and second cascode stacks, said first voltage when the output signal voltage is greater than or equal to about $\mathrm{V}_{\text {HIGH }}-\mathrm{V}_{\text {MAX }}$ and said second voltage when the output signal voltage is less than or equal to about $\mathrm{V}_{\text {HIGH }}-\mathrm{V}_{\text {MAX }}$.
17. The integrated circuit of claim 16 , wherein said switching means comprises a fourth transistor of said second
conduction type coupling said first voltage to said biasing nodes of said other cascode transistors and a fourth transistor of said first conduction type coupling said second voltage to said biasing nodes of said other cascode transistors.
18. The integrated circuit of claim 17, wherein said fourth transistors are coupled together at a first node coupled to said biasing nodes of said other transistors of said cascode stacks, said switching means further comprising a fifth transistor of said second conduction type coupling said biasing node of said fourth transistor of said first conduction type to an output node and a fifth transistor of said first conduction type coupling said biasing node of said fourth transistor of said second conduction type to said output node, said fifth transistors having respective biasing nodes coupled to said first node.
19. The integrated circuit of claim 18 , further comprising a sixth transistor of said second conduction type and a sixth transistor of said first conduction type coupled between said biasing nodes of said fourth transistors at said first node, said sixth transistors having biasing nodes coupled to said output node.
20. The integrated circuit of claim 18 , further comprising a sixth transistor of said second conduction type and a sixth transistor of said first conduction type coupled between said biasing nodes of said fourth transistors, wherein said sixth transistors are coupled together at said first node, and wherein a biasing terminal of said sixth transistor of said first conduction type is coupled to a biasing terminal of said fourth transistor of said first conduction type and a biasing terminal of said sixth transistor of said second conduction type is coupled to a biasing terminal of said fourth transistor of said second conduction type.
21. The integrated circuit of claim $\mathbf{2 0}$, wherein said first cascode stack further comprises a seventh transistor of said first conduction type coupled between said other cascode transistor of said first cascode stack and said output node, and said second cascode stack further comprises a seventh cascode transistor of said second conduction type coupled between said other cascode transistor of said second cascode stack and said output node and wherein a biasing node of said seventh transistor of said second conduction type is coupled to a biasing node of said fourth transistor of said second conduction type, and a biasing node of said seventh transistor of said first conduction type is coupled to a biasing node of said fourth transistor of said first conduction type.

*     *         *             *                 * 

