UNIVERSITY^{OF} BIRMINGHAM

Research at Birmingham

Series capacitor compensated AC filterless flexible LCC HVDC with enhanced power transfer under unbalanced faults

Xue, Ying; Zhang, Xiao-Ping; Yang, Conghuan

DOI: 10.1109/tpwrs.2019.2899065

License: Creative Commons: Attribution (CC BY)

Document Version Peer reviewed version

Citation for published version (Harvard): Xue, Y, Zhang, X-P & Yang, C 2019, 'Series capacitor compensated AC filterless flexible LCC HVDC with enhanced power transfer under unbalanced faults' IEEE Transactions on Power Systems. https://doi.org/10.1109/tpwrs.2019.2899065

Link to publication on Research at Birmingham portal

Publisher Rights Statement: Checked for eligibility: 12/03/2019

General rights

Unless a licence is specified above, all rights (including copyright and moral rights) in this document are retained by the authors and/or the copyright holders. The express permission of the copyright holder must be obtained for any use of this material other than for purposes permitted by law.

• Users may freely distribute the URL that is used to identify this publication.

Users may download and/or print one copy of the publication from the University of Birmingham research portal for the purpose of private study or non-commercial research.
User may use extracts from the document in line with the concept of 'fair dealing' under the Copyright, Designs and Patents Act 1988 (?)

Users may not further distribute the material nor use it for the purposes of commercial gain.

Where a licence is displayed above, please note the terms and conditions of the licence govern your use of this document.

When citing, please reference the published version.

Take down policy

While the University of Birmingham exercises care and attention in making items available there are rare occasions when an item has been uploaded in error or has been deemed to be commercially or otherwise sensitive.

If you believe that this is the case for this document, please contact UBIRA@lists.bham.ac.uk providing details and we will remove access to the work immediately and investigate.

Series Capacitor Compensated AC Filterless Flexible LCC HVDC with Enhanced Power Transfer under Unbalanced Faults

Ying Xue, Member, IEEE, Xiao-Ping Zhang, Senior Member, IEEE, and Conghuan Yang

Abstract—This paper introduces significant performance enhancements to the AC filterless LCC HVDC [1] by including fixed series capacitors at primary side of converter transformer. In terms of technical performance, 1) the amount of active power that can be transmitted is increased by more than 60% compared with AC filterless LCC HVDC, especially under severe unbalanced fault such as single-phase fault (most common fault in power systems); 2) the required voltage level of the controllable capacitor for Commutation Failure (CF) elimination is reduced by more than 70%, which leads to considerable reductions of the associated costs and losses. In terms of economic performance, due to the reduction of the required voltage from controllable capacitors (hence the number of power electronic devices), the cost of the proposed converter station is lower than that of the AC filterless LCC HVDC. Theoretical analysis is presented to illustrate the performance enhancements and select the size of the series capacitor. Simulation results for various kinds of faults and cost analysis are presented to validate the technical and economic performances of the proposed method. Comparisons are made with AC filterless LCC HVDC. Finally various practical issues and possible solutions are discussed.

Index Terms—HVDC, LCC HVDC, Flexible LCC HVDC, commutation failure, active power transfer, energy storage.

I. INTRODUCTION

THE adverse impacts of Commutation Failure (CF) on power system are originated from the resulting disruption or cessation of active power transfer of LCC HVDC link [2, 3]. For CF that does not cause converter blocking, the transient reduction of transferred active power leads to frequency fluctuations. For CF that causes converter blocking, 1) the cessation of active power transfer can lead to considerable supply and demand mismatch of the AC system at the inverter side. This could then result in reserve activation at the inverter side and tripping of generators at the rectifier side [2]; 2) the transfer of active power to the parallel AC lines can cause overloading problem to those AC lines [3] and even trigger cascaded protection tripping. One of the severe consequences of such cascaded tripping is partial blackout of the AC system. As more LCC HVDC links are being built, the above adverse impacts are posing significant challenges to the power system.

Therefore in addition to the elimination of CF, it is of practical and fundamental importance that the amount of active power transfer through a LCC HVDC link can be increased under transient conditions, so that the adverse impacts on the AC system can be minimized. In particular this should be achieved for unbalanced fault such as single-phase fault as it is the most frequent type of fault in power system, and is also more likely to cause CF than balanced faults [4-6]. Moreover, it would certainly be attractive that such performance improvement can be achieved with lower investment costs.

1

Most of the previous research has been focusing on the mitigation or elimination of CF while there is a lack of focus on increasing the active power transfer during fault (which is the main reason that CF is causing concerns for power system operation). In fact, some of the proposed methods may lead to a reduced active power transfer. For example, advancement of inverter firing angle [7, 8] and reduction of rectifier DC current [9] after fault detection both result in a lower DC power. This is understandable as a higher DC current or a higher DC voltage (both contribute to higher DC power transfer) is not favorable for the success of commutations. Recently, reference [10] proposed a method to use DC voltage control at rectifier side together with inverter DC current control to increase the short-term power transfer capability of LCC HVDC. The method works by estimating the DC voltage reference (using the DC power reference at inverter side) and transmitting it to rectifier side through telecommunication links. However the method is focusing on allowing the HVDC link to respond to higher DC power reference rather than improving the power transfer capability during fault conditions.

Some other research that relates to the control of DC power has been focusing on the frequency control using LCC HVDC [11-13]. The idea is to add a contribution proportional to the instantaneous frequency deviation to the power or current order of the LCC HVDC. It enables wind farms or interconnected AC systems to participate in the primary frequency control of the AC system at the other end. However, the active power transfer under inverter fault condition is not considered.

This paper, based on the AC filterless LCC HVDC [1], presents a further major development of increasing the amount of active power transfer during faults, and at the same time to reduce the cost of the scheme. It will be shown in the rest of the paper that the new development can be achieved by including fixed series capacitors at the primary side of converter

The authors are with the Department of Electronic, Electrical and Systems Engineering, University of Birmingham. Birmingham B15 2TT, U.K. (email: y.xue@bham.ac.uk; x.p.zhang@bham.ac.uk; c.yang@bham.ac.uk).

transformer. It should be mentioned that although the idea of adding series capacitors at primary side of converter transformer was already discussed in [1], it cannot achieve the same performances as those achieved with the proposed method. In other words, it is the combination of controllable capacitors, parallel capacitors and series capacitors that achieves the aforementioned superior performances.

The rest of the paper is organized as follows. Section II presents the topology of the proposed method. Theoretical analysis is presented in Section III to explain the benefits of adding series capacitors. Section IV, based on the theoretical analysis in Section III, selects the capacitance of series capacitors and estimates the required voltage level from controllable capacitors for CF elimination. Then calculations are carried out on the level of active power increase during faults. In Section V, simulation studies and cost analysis in comparison with AC filterless LCC HVDC are carried out to validate the technical and economic performance of the proposed method. Finally the potential issue and solutions of ferrorresonance are discussed. Section VI concludes the paper.

II. PROPOSED CIRCUIT CONFIGURATION




Fig. 1. Circuit configuration of the proposed system.

Fig. 1 shows the circuit configuration of the proposed system based on the CIGRE benchmark model [14] where I_{dc} is the DC current; TY(D)1-TY(D)6 are thyristor valves; LY(D)a-LY(D)cand CapY(D)a-CapY(D)c are current limiting inductors and controllable capacitors respectively; CapY(D)ab, CapY(D)bcand CapY(D)ac are parallel capacitors; CY(D)a-CY(D)c are series capacitors; Z_{inv} is the AC system impedance. The commonly adopted grounding conditions for 12-pulse schemes are applied [15]: the Y-Y converter transformer is grounded at grid side and un-grounded at valve side; the Y- Δ converter transformer is grounded at grid side. Shunt reactor may be needed to absorb the extra reactive power generated by the parallel and series capacitors. The main difference between the proposed method and the AC filterless LCC HVDC is that fixed series capacitors are installed at the primary side of converter transformer.

The main contributions of this paper are:

1. System Topology: The system topology is new compared with any of the previously proposed HVDC systems. It needs to be pointed out that although the idea of including series capacitor at primary side of converter transformer has been studied in [16], the method proposed in this paper is not only different in terms of system topology, but also fundamentally different in terms of operating principles and system characteristics, and significantly better in terms of system performance especially under unbalanced fault conditions.

2

- Technical performance: The significant increase of active power transfer during unbalanced fault cannot be achieved with any of the existing method. This improvement is of significance to power system considering that around 95% of the faults in power systems are unbalanced faults [17] and most of the CFs are caused by unbalanced faults [6].
- Economic performance: The significant technical performance improvements are achieved with much lower voltage rating of controllable capacitors. This leads to considerable reductions of equipment cost and capitalized cost of losses, which largely increase the applicability of the proposed method.
- 4. Theoretical development: The above performance improvements have been theoretically explained in detail in this paper. The theoretical development provides a valuable insight into this new type of HVDC system.

In theory, the controllable capacitors can be employed to realize the enhancement of active power transfer during fault. This can be achieved by increasing the amount of time that the controllable capacitors are inserted during fault to reduce the drop of DC voltage, hence increasing the active power transfer. However this would cause large variations of capacitor voltage due to the high fault current, and the potential overvoltage of capacitors is undesirable. This problem can be mitigated by considerably increasing the voltage rating of controllable capacitors (i.e., adding more capacitor submodules) but would increase the investment cost and losses of the HVDC scheme. Therefore it is not economical to employ controllable capacitors to improve the active power transfer during fault.

In contrast, as will be shown in this paper, 1) the fixed series capacitor can provide commutation voltage that depends on the level of fault current (i.e., the higher the fault current the larger the actual commutation voltage); 2) the series capacitor delays the actual commutation voltage during fault. The first characteristic helps reduce the drop of DC voltage, and the second characteristic reduces the required level of voltage insertion from controllable capacitors. Further considering the much lower cost, lower losses and mature technology of series capacitor compared with controllable capacitors, the choice of using series capacitor is techno-economically more favorable.

III. THEORETICAL ANALYSIS

This section consists of two parts. The first part analyzes the impact of series capacitors on the performance of converter. The derived relationships will be used in Section IV to 1) select the capacitance of series capacitors and 2) estimate the required voltage level of controllable capacitors for CF elimination. The second part, based on the results from the first part, illustrates how the level of active power transfer during faults can be increased with the help of series capacitors.

A. Circuit Analysis






Fig. 2. Equivalent circuit.

Fig. 2 shows the equivalent circuit for analysis. Only the fundamental frequency is considered in the following discussion as harmonics are filtered out by the parallel capacitors [1]. The controllable capacitors are not considered at this stage as they do not affect the electrical variables that need to be analyzed. In Fig. 2, $\overline{I_a}$, $\overline{I_b}$, $\overline{I_c}$ are the phasor values of line currents in phase A, phase B and phase C at valve side; $\overline{I_{sec}}$ is the phasor value of phase A line current at the secondary side of converter transformer; X_L is the reactance of converter transformer; V_a^{\dagger} , V_b^{\dagger} , V_c^{\dagger} are the phasor values of phase voltages at secondary side of converter transformer; N1:N2 is the turns ratio of converter transformer; $\overline{V_a}$, $\overline{V_b}$, $\overline{V_c}$ are the phasor values of three phase voltages between series capacitor and converter transformer; $\overline{V_A}$, $\overline{V_B}$, $\overline{V_C}$ are the three phase voltages at inverter AC bus; C_1 and C_2 are the capacitances of series and parallel capacitors. The positive polarities of voltages across series capacitors and transformer reactance are also shown in the figure. The inputs to the circuit shown in Fig. 2 are the current injections from valve side $(\overline{I_a}, \overline{I_b}, \overline{I_c})$ and grid voltages ($\overline{V_A}$, $\overline{V_B}$, $\overline{V_C}$). The rest of the electrical variables can be obtained by calculating the contribution from each of the two inputs. For the sake of simplicity, phase A is considered in the following calculations. Phasor diagrams will be drawn to visualize the relationships between electrical variables and to highlight the impact from series capacitor.

Fig. 3(a) and Fig. 3(b) show the equivalent three-phase and single-phase circuits for calculating the contribution to $\overline{I_{sec}}$ from inverter AC bus voltage ($\overline{I_{sec}^1}$) and valve side current injection ($\overline{I_{sec}^2}$), respectively. The delta-star transformation is applied to obtain the equivalent single-phase circuit where the system is assumed to be under steady-state balanced condition.



(a) Contribution from the inverter AC bus voltage



(b) Contribution from the valve side current injection Fig. 3. Equivalent circuits for calculating I_{sec} .

From Fig. 3(a), the contribution from the inverter AC voltage can be calculated as

$$\overline{I_{sec}^{1}} = \frac{V_{A} \times (N_{1}/N_{2})}{jX_{L} + 1/(3j\omega C_{2}) + (1/j\omega C_{1}) \times (N_{1}/N_{2})^{2}}$$
(1)

where ω is the AC system angular frequency.

From Fig. 3(b), the contribution from the valve side current injection can be calculated as

$$\overline{I_{sec}^{2}} = \overline{I_{a}} \times \frac{1/(3j\omega C_{2})}{jX_{L} + 1/(3j\omega C_{2}) + (1/j\omega C_{1}) \times (N_{1}/N_{2})^{2}}$$
(2)

Then I_{sec} can be obtained as

$$\overline{I_{\text{sec}}} = \overline{I_{\text{sec}}^1} + \overline{I_{\text{sec}}^2}$$
(3)

With the calculated $\overline{I_{sec}}$, the voltage across the series capacitor ($\overline{V_{c_l}}$) and the voltage across the transformer reactance ($\overline{V_{x_l}}$) can be calculated as

$$\overline{V_{C_1}} = \overline{I_{\text{sec}}} \times (N_1/N_2) \times (1/j\omega C_1)$$
(4)

$$V_{x_L} = I_{\text{sec}} \times jX_L \tag{5}$$

Finally the voltages at the primary and secondary side of converter transformer can be obtained:

$$\overline{V_a} = \overline{V_A} - \overline{V_{C_1}} \tag{6}$$

$$\overline{V_a} = \overline{V_a} \times \left(N_1 / N_2 \right) - \overline{V_{x_L}} \tag{7}$$

The above relationships can be graphically illustrated using the phasor diagrams as shown in Fig. 4. The phasor diagrams for both the proposed method and the AC filterless LCC HVDC are shown for comparison. It can be seen from Fig. 4 that for the proposed method, $\overline{I_a}$ is lagging $\overline{V_A}$ by approximately the firing angle α (the overlap angle is small with parallel capacitors). This is because according to the operation of converter, the firing of thyristor valves effectively delays the line current at valve side by approximately the value of firing angle with respect to the grid side reference voltage [18]. Then according to (1) and (2) and using the system parameters of 10μ F for C_1 [1] and 13.45Ω for X_L [14], $\overline{I_{sec}^1}$ is calculated to be leading $\overline{V_{A}}$ by 90°, and $\overline{I_{sec}^{2}}$ to be in phase with $\overline{I_{a}}$. Therefore, as shown in Fig. 4, $\overline{I_{sec}}$ (phasor summation of $\overline{I_{sec}^1}$ and $\overline{I_{sec}^2}$) for the proposed method is lagging $\overline{I_a}$ by an angle of θ . The voltage of $\overline{V_a}$ is lagging $\overline{V_A}$ by β due to the voltage across series capacitor $(\overline{V_{c_1}})$. $\overline{V_a}$ is then advanced by an angle of γ to get $\overline{V_a}$ due to the voltage drop over the transformer reactance ($\overline{V_{x_i}}$).





Fig. 4. Phasor diagrams of the electrical variables in the proposed method and AC filterless LCC HVDC.

By comparing the phasor diagram of the proposed method with that of the AC filterless LCC HVDC, it can be observed that the series capacitor affects the converter performance from two main aspects. Firstly, it reduces the magnitude of $\overline{I_{sec}^2}$. This is beneficial as it leads to a smaller current that flows into the converter transformer (therefore lower power losses). At the same time, it increases the phase difference between $\overline{I_{sec}}$ and $\overline{I_a}$ (θ is larger than θ'). Secondly, $\overline{V_a}$ is lagging $\overline{V_A}$ for the proposed method while it is leading $\overline{V_A}$ by φ for the system without series capacitor. This phase lag is advantageous to commutation as it provides an increased commutation margin. As will be demonstrated in the following subsection, it is even more beneficial to commutation under fault conditions due to the fact that the commutation margin becomes even larger.

B. Single-Phase Fault

Zero impedance single-phase (phase A) fault is considered in this section to illustrate how the series capacitor can increase the level of active power transfer during fault. To simplify the analysis, DC current is assumed to be controlled at the rated value during fault (which will be demonstrated through simulation results in Section V), and phase B and phase C voltages are maintained at the pre-fault values.

It is important to point out that the actual commutation voltages in the proposed method are no longer the line-to-line voltages at inverter AC bus, but the line-to-line voltages at secondary side of the converter transformer (e.g., $\overline{V_a} - \overline{V_b}$). As a result, the commutation overlap angle is now determined by the current limiting inductor rather than the equivalent inductor from converter transformer.



(a) Equivalent circuit (b) Phasor diagram Fig. 5. Equivalent circuit and phasor diagram during phase A fault.

Fig. 5 shows the equivalent circuit and the corresponding phasor diagram under phase A fault where $\overline{I_{sec}^{fault}}$ is the phase A line current at the secondary side of the converter transformer; $\overline{V_{x_L}^{fault}}$ and $\overline{V_{c_1}^{fault}}$ are the voltages across the transformer reactance and series capacitor; $\overline{V_{a-fault}^{i}}$ is the phase A voltage at the secondary side of the converter transformer. Because of the fault, $\overline{V_A}$ is dropped to zero and therefore its contribution to $\overline{I_{sec}}$ is also reduced to zero. So $\overline{I_{sec}^{fault}}$ only has the contribution from $\overline{I_a}$, i.e.,

$$\overline{I_{\text{sec}}^{fault}} = \overline{I_{\text{sec}}^2}$$
 (8)

and it is in phase with $\overline{I_a}$ (Fig. 5(b)) as discussed in last subsection. So the contribution to actual commutation voltage from phase A during fault can be calculated as

$$\overline{V_{a-fault}} = -\overline{V_{c_1}^{fault}} \times \left(N_1/N_2\right) - \overline{V_{x_L}^{fault}}$$
(9)

which is shown in Fig. 5(b). $V_{a-fault}$ is lagging V_A by an angle ϕ that is calculated as:

$$\phi = \alpha - 90^{\circ} \tag{10}$$

By comparing Fig. 5 with Fig. 4, the following observations can be made:

- The phase lag of the actual commutation voltage during fault is larger than that under the normal operating condition. This characteristic is particularly beneficial as a larger commutation margin is critically needed to counteract the unfavorable advancement of voltage zero crossing point due to unbalanced faults. It leads to significant reduction of the required insertion voltage from the controllable capacitor.
- The contribution to actual commutation voltage from phase A ($\overline{V_{a-fuult}}$) is nonzero even though the inverter bus voltage drops to zero. This means that the drop of DC voltage is decreased, which in turn increases the amount of active power transfer during the fault. In other words, the installation of the series capacitor minimizes the impact of the AC fault on the DC side. An added benefit is that the actual commutation voltage will be automatically increased with higher fault current, and therefore further minimizes the adverse impact on the DC system.

The average DC voltage during the fault can be calculated with reference to Fig. 6 which shows the waveforms of commutation voltages during fault.




Fig. 6. Inverter AC voltages and commutation process.

The three-phase inverter AC voltages that are used to obtain the actual firing instants are defined as:

> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 5

$$V_{A} = V_{m} \cos(\omega t + 60^{\circ})$$

$$V_{B} = V_{m} \cos(\omega t - 60^{\circ})$$

$$V_{C} = V_{m} \cos(\omega t - 180^{\circ})$$
(11)

where V_m is the voltage magnitude. As previously discussed, under phase A fault, the phase lags occurred on the actual commutation voltages of phase A, phase B and phase C are ϕ , $\beta - \gamma$ and $\beta - \gamma$, respectively. So the average DC voltage can be calculated as:

$$V_{dc}^{fault} = (A_{ac} + A_{ab} + A_{ba} + A_{bc} + A_{ca} + A_{cb})/2\pi$$
(12)

where A_{ac} , A_{ab} , A_{ba} , A_{bc} , A_{ca} , A_{cb} are the voltage-time areas during fault as shown in Fig. 6 and are calculated as (short overlap angles are not considered for simplicity):

$$A_{ac} = A_{ca} = \int_{-60^{0}+\alpha}^{\alpha} \left(\overline{V_{a-fault}^{'}} \cos(\omega t + 60^{0} - \phi) \right) d\omega t - \int_{-60^{0}+\alpha}^{\alpha} \left(\left| \overline{V_{c}^{'}} \right| \cos(\omega t - 180^{0} - \beta + \gamma) \right) d\omega t - \int_{-60^{0}+\alpha}^{-60^{0}+\alpha} \left(\overline{V_{a-fault}^{'}} \cos(\omega t + 60^{0} - \phi) \right) d\omega t - \int_{-120^{0}+\alpha}^{-60^{0}+\alpha} \left(\left| \overline{V_{c}^{'}} \right| \cos(\omega t - 60^{0} - \beta + \gamma) \right) d\omega t - \int_{-120^{0}+\alpha}^{-60^{0}+\alpha} \left(\left| \overline{V_{c}^{'}} \right| \cos(\omega t - 180^{0} - \beta + \gamma) \right) d\omega t - \int_{-180^{0}+\alpha}^{-120^{0}+\alpha} \left(\left| \overline{V_{c}^{'}} \right| \cos(\omega t - 60^{0} - \beta + \gamma) \right) d\omega t - \int_{-180^{0}+\alpha}^{-120^{0}+\alpha} \left(\left| \overline{V_{c}^{'}} \right| \cos(\omega t - 60^{0} - \beta + \gamma) \right) d\omega t$$

$$(15)$$

These equations will be used in next section to estimate the level of active power that can be transmitted during single-phase fault.

IV. PARAMETER SELECTION & REQUIRED VOLTAGE LEVEL FROM CONTROLLABLE CAPACITOR

There are two parameters that need to be determined for the proposed system. The first is the capacitance of the series capacitor and the second is the required voltage level of the controllable capacitor. The selection of both parameters is discussed in this section. In addition, the amount of power that can be transmitted during single-phase fault is calculated.

A. Capacitance of Series Capacitor

ŀ

The following four aspects are considered for the selection of capacitance for the series capacitor:

- Magnitude of line current as calculated in (3). This is because a smaller line current indicates lower transformer losses.
- Voltage magnitude of series capacitor as calculated in (4). This is because the minimum protective level of series capacitor is directly determined by the maximum steady-state voltage across the capacitor [19]. So a lower voltage across the capacitor can potentially reduce its protective level, thereby reducing the number of Metal Oxide Varistor (MOV) blocks that are connected in series, leading to cost savings [20].
- Reactive power generation from the series capacitor. This is because the cost of series capacitor is directly related to the rating (reactive power generation) of the capacitor [21].

LC resonance between series capacitor and transformer leakage reactance. The resonant frequency needs to be away from the fundamental frequency of the AC system so it will not adversely affect the actual commutation voltage.

The magnitude of line current (I_{sec}) is used to quantitatively select the series capacitor. The selection criterion is that the addition of series capacitor does not increase the steady-state line current compared with the HVDC system without parallel and series capacitors. This is because an increased line current is undesirable as it not only require a larger transformer (higher cost), but also increase the transformer losses. Mathematically the above criterion can be expressed as:

$$\left|\overline{I_{\text{sec}}^{1}} + \overline{I_{\text{sec}}^{2}}\right| \le I_{\text{sec}}^{0} \tag{16}$$

where I_{sec}^{0} is the RMS value of the rated secondary side line current in the Benchmark system. By solving (16) together with (1)-(3) using the parallel capacitance of 10µF [1], the range of series capacitance that meets the criterion can be calculated as $C_{1} \leq 109 \mu F$ (17)

Therefore, as an example, the capacitance of 100μ F is selected for C_I in this paper for the simulation studies. By substituting it back to (3), the magnitude of $\overline{I_{ex}}$ is calculated to be 2.092kA.

According to the analysis in Section III, the reactive power from the series capacitor is

$$Q_{C_1} = \left(\left| \overline{I_{sec}} \right| \times \left(N_1 / N_2 \right) \right)^2 / (\omega C_1)$$
(18)

which is 59MVar with the selected value of C_1 .

It is then important to make sure that the LC resonant frequency between series capacitor and transformer reactance is away from the fundamental AC system frequency. With the selected capacitance of C_1 , the LC resonant frequency is 1.41 times the fundamental frequency of the AC system. This is similar to that in [16] and [22] where the LC resonant frequencies are 1.45 and 1.42 times the fundamental frequency of the AC system. Simulation studies from both [16] and [22] show that the series capacitors with the above natural LC resonant frequencies do not adversely affect the commutations. The only problem that has been observed is the ferroresonance which can be successfully de-tuned by bypassing the capacitor units [16] or by modifying the inverter controller [22]. For the proposed method, although no adverse impact from the selection of C_1 has been observed, the two methods mentioned above can be adopted upon detection of resonance. Alternatively, the series capacitance can be decreased to move the LC resonance frequency further away from the fundamental frequency.

Fig. 7 further shows the line current magnitude, the voltage magnitude of the series capacitor and the reactive power generation from the series capacitor as a function of C_1 using (3), (4) and (18). It can be seen from Fig. 7 that an increasing capacitance of C_1 leads to an increase of the current flowing into the converter transformer, a decrease of the voltage across C_1 and a decrease of the reactive power generated by C_1 .




Fig. 7. Electrical performances with varying values of C_1 .

With the selected capacitance of C_1 , the percentage of the DC power transfer under single-phase fault can be calculated as $V_{dc}^{fault}/A_0 = 0.667$ using (12)-(15) with a firing angle of 161^0 . It means that theoretically about 66.7% of the rated active power can be transmitted during zero impedance single-phase fault with the proposed method. For the Benchmark system rated at 1000MW, it is 667MW which is more than 60% of increase compared with AC filterless LCC HVDC [1].

B. Required Voltage Level from Controllable Capacitor

The commutation from *TY4* to *TY6* under the same phase A fault is considered in the following analysis. With the phase relationships discussed in Section III, the instantaneous line currents at the secondary side of converter transformer for phase A (i_{a-sec}) and phase B (i_{b-sec}) and the instantaneous voltages across the series capacitor of phase A ($v_{c_{1}-a}$) and phase B (i_{a-sec}) and phase B (i_{b-sec}) and the instantaneous voltages across the series capacitor of phase A ($v_{c_{1}-a}$) and phase B (i_{a-sec}) and phase B (i_{a-se

B (v_{c_1-b}) can be expressed as:

$$i_{a-sec} = \left| \overline{I_{sec}^{fault}} \right| \cos(\omega t + 60^{\circ} - \alpha)$$
(19)

$$i_{b-sec} = \left| \overline{I_{sec}} \right| \cos(\omega t - 60^{\circ} - \alpha - \theta)$$
(20)

$$v_{C_{I}-a} = \left(\left| I_{sec}^{fault} \right| N_1 / \omega C_1 N_2 \right) \cos(\omega t + 60^\circ - \alpha - 90^\circ) \quad (21)$$

$$v_{c_{1}-b} = \left(\left| I_{sec} \right| N_{1} / \omega C_{1} N_{2} \right) \cos(\omega t - 60^{\circ} - \alpha - \theta - 90^{\circ}) \quad (22)$$

The actual commutation voltage of the proposed method (line-to-line voltage at secondary side of converter transformer) can then be calculated as:

$$v_{commutation} = \left(-v_{C_{I-a}} \times N_{1}/N_{2} - L_{c}\left(di_{a-sec}/dt\right)\right) \\ -\left(\left(V_{B} - v_{C_{I-b}}\right) \times \left(N_{1}/N_{2}\right) - L_{c}\left(di_{b-sec}/dt\right)\right) + 2V_{0}$$
(23)

where L_c is the equivalent inductance of converter transformer and V_0 is the voltage of the controllable capacitor. For the success of commutation, the following condition should be satisfied:

$$v_{\text{commutation}}(\alpha + \mu)\Big|_{I_d = I_{dmax}} \ge 0$$
 (24)

6

where μ is the overlap angle and I_{dmax} is the transient peak DC current during fault. With an overlap angle of 4⁰ and a peak DC current of 4kA, the minimum value of V_0 is calculated to be 20kV. It is more than 70% reduction compared with the AC filterless LCC HVDC (70kV). It also means that the required number of capacitor submodules is significantly reduced, which leads to significant reduction of the cost and associated losses (discussed in more detail in Section V).

C. HVDC System with Different System Parameters




Fig. 8. Performance improvements of the proposed method for HVDC systems with different system parameters.

To demonstrate the performance improvements of the proposed method compared with AC filterless LCC HVDC for HVDC systems with different system parameters, Fig. 8 is presented to show the results of theoretical calculations. Fig. 8(a) shows the increase of active power transfer for HVDC systems with different rated DC current and DC voltage where the value of 100% on the *x*-axis represents the base case of CIGRE benchmark system. Fig. 8(b) shows the reduction of voltage level of controllable capacitors. The method described in Section III is used to obtain Fig. 8(a) and the method described Subsection B of Section IV is used to obtain Fig. 8(b). It can be seen from Fig. 8 that the proposed method can achieve similar performance improvements for HVDC systems with different system parameters.

The following aspects have been considered in the calculations. For HVDC systems with different DC current ratings, the transformer ratings are modified accordingly to reflect the change of power rating. For HVDC systems with different DC voltages ratings, the turns ratio and the ratings of transformer are modified to reflect the change of DC voltage rating and power rating. For both scenarios, the value of C_I is calculated using the method described in Section IV, and the

> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 7

value of C_2 is linearly modified to maintain similar harmonic filtering performance while simplifying the calculations (e.g., a proportionally larger C_2 is used for HVDC system with higher DC current).

To understand the calculation results, a HVDC system with different DC current rating is considered first. As mentioned above, this change of current rating indicates a proportional change of transformer rating and the capacitance of C_2 for both the AC filterless LCC HVDC and the proposed method. The capacitance of C_1 is then calculated, which is changed with the same proportionality. By observing (1)-(7), the above changes of parameters result in the same actual commutation voltage and the same phase angles (β and γ) compared with the base case (Benchmark system). Therefore from (12)-(15) it can be seen that the same levels of increase of active power transfer can be achieved (Fig. 8(a)). Furthermore, considering that 1) the increase of line current and the decrease of equivalent transformer inductance leads to the same voltage drop across the transformer and 2) the commutation voltage provided by the series capacitor (as shown in (4)) is the same, the same level of reduction of controllable capacitor voltage can be achieved (Fig. 8(b)).

For HVDC system with different DC voltage rating, based on the same considerations as described above, it can be calculated that the line current and the voltage across series capacitor are the same as the base case, and the actual commutation voltage changes linearly with the change of DC voltage, leading to the same phase angles (β and γ). So from (12)-(15) it can be seen that the increase of active power transfer is linearly related to the change of DC voltage rating (Fig. 8(a)); from (19)-(23) it can be seen that the percentage of reduction of controllable capacitor voltage (Fig. 8(b)) is the same.

For a more accurate analysis of performance improvements with other HVDC systems, detailed simulation studies are needed. This is because the aspects of harmonics, fast fault transients and the changes of overlap angle (although very small in the proposed method) are not considered in the calculations.

V. SIMULATION RESULTS

As the most common type of fault in power system, single-phase to ground fault is simulated first to demonstrate the effectiveness of the proposed method. In addition, to further demonstrate the performance, a double-phase to ground fault and a three-phase to ground fault (although less frequent than single-phase fault) are simulated. Moreover, to provide further insights of the proposed method, the average power transfer against the level of voltage during fault are presented for the above three types of fault. Comparisons are made between the proposed method and the AC filterless LCC HVDC for all the cases.

Then cost analysis of the proposed method in comparison with AC filterless LCC HVDC is presented and the potential issue and solutions of ferroresonance are discussed.

A. Case 1 – Single-Phase Fault

Fig. 9 shows the system performance under 60ms zero impedance phase A to ground fault.





Fig. 9. System response under zero impedance single-phase fault.






Fig. 10. System response with different HVDC systems.

It can be seen from Fig. 9(a) that phase A voltage drops to zero during fault but the commutations are still successful as shown in Fig. 9(b). Fig. 9(b) also shows that the average DC current is controlled around the rated value. From Fig. 9(c) it can be seen that the drop of DC voltage in the proposed system is much less than that in the AC filterless LCC HVDC as discussed in Section III. As a result, as shown in Fig. 9(d), an average active power of about 650MW can be transmitted during the fault while in contrast about 400MW with the AC filterless LCC HVDC can be transmitted (more than 60% of increase). At the same time, the speed of fault recovery is also faster with the proposed method. From the perspective the of inverter side AC system, it means that the level of power disruption caused by the fault is decreased. From the point of view of the DC system, it decreases the level of the DC voltage drop. Fig. 9(e) shows the dynamics of I_{sec} for phase A. Under steady-state, it can be seen that the magnitude of $I_{\rm sec}$ in the proposed method is less than that in the AC filterless LCC HVDC and the phase is slightly lagging, both agree with the analysis in Section III. Also it can be seen from Fig. 9(e) that $I_{\rm sec}$ experiences less overcurrent in the proposed system. Fig. 9(f) shows the voltage across the series capacitor in phase A. It can be observed that the steady-state voltage magnitude is about 60kV, and the overvoltage during fault is not significant. Finally, as can be seen from Fig. 9(g), the voltages of the controllable capacitors are well controlled throughout the fault.

To demonstrate the effectiveness of the proposed method for HVDC systems with different system parameters, Fig. 10 shows the simulation results of a 60ms zero impedance single-phase fault for two HVDC systems that have different system parameters from the Benchmark system (rated at 500kV and 2kA). Fig. 10(a) and Fig. 10(b) show the simulation results of the system rated at 500kV and 3kA. For this system, the series capacitance of 150µF is calculated and the controllable capacitor of 22kV is determined through simulation studies for the proposed method. Similarly, the controllable capacitor of 78kV is obtained for AC filterless LCC HVDC. Fig. 10(c) and Fig. 10(d) show the simulation results of the HVDC system rated at 400kV and 2kA. Series capacitance of 80µF and controllable capacitor of 19kV are obtained for the proposed method and the controllable capacitor of 68kV is obtained for AC filterless LCC HVDC.

It can be seen from Fig. 10(a) and Fig. 10(c) that similar levels of increase of active power transfer during fault can be achieved (increase of average power transfer from 620MW to 1000MW for Fig. 10(a) and 330MW to 560MW for Fig. 10(c)). Fig 10(b) and Fig. 10(d) show that the increase of active power transfer is achieved with similar levels of voltage reduction of controllable capacitors.

B. Case 2– Double-Phase Fault




Fig. 11. System response under low impedance double-phase to ground fault.

Fig. 11 shows the system performance under a 60ms low impedance double-phase (phase A and phase B) to ground fault. It can be seen from Fig. 11(a) that the voltages of phase A and phase B are dropped by about 80% but again the commutations are successful (Fig. 11(b)). Fig. 11(c) shows that due to the support from series capacitor, the amount of active power transfer during the fault is doubled with the proposed system. From Fig. 11(d), it can be seen that the line current is comparable to that in the AC filterless LCC HVDC during the fault. The current is higher at the start of recovery but is of short duration. From Fig. 11(e) it can be seen that the voltage across series capacitor experiences an initial increase when fault is

initiated and stays at lower values during the fault. Similar to Case 1, the voltages of controllable capacitors are well controlled (Fig. 11(f)).

C. Case 3– Three-Phase Fault

200 /ac(kV) -200 0.05 0.1 0.15 0.2 0.25 0.3 (a) Inverter AC bus voltages Ivalve(kA) 0 -2 0.05 0 0.1 0.15 0.2 0.25 0.3 (b) Valve currents (TY2, TY4, TY6) 1500 Pdc(MW) 1000 500 Proposed method AC Filterless LCC HVDC С 0 0.05 0.1 0.15 0.2 0.25 0.3 (c) Active power Proposed method AC Filterless LCC HVDC Isec(kA) -5 0.05 0.15 0.3 0 0.1 0.2 0.25 (d) Line current at the secondary side of the converter transformer 100 Vseries-cap(kV) 50 С -50 0 0.05 0.1 0.15 0.2 0.25 0.3 (e) Voltage across the series capacitor 40 Vcap(kV) 20 0 0.05 0.1 0.25 0.3 0 0.15 0.2 Time (s) (f) Voltage of the controllable capacitor




Fig. 12 shows the system performance under 100ms low impedance three-phase to ground fault. As can be seen from Fig. 12(a), the three-phase voltages drop by about 60% but the commutations are successful (Fig. 12(b)). By observing Fig. 12(c), it can be seen that the transmitted active power is similar between the proposed method and the AC filterless LCC HVDC. This is because on one hand the series capacitor provides additional commutation voltage that helps increase the DC voltage. On the other hand, the phase lag introduced by the series capacitor to the actual commutation voltage reduces the DC voltage. With reference to Fig. 4, when V_A , V_B , V_C are significantly decreased and V_{CI} is increased (due to increased line current) during the fault, the zangle of $\beta - \gamma$ will be increased. It is this additional phase lag that causes an additional reduction of DC voltage. Fig. 12(d) shows that the

line current at the secondary side of converter transformer is similar for both systems because the reduction of current contribution from inverter AC bus voltage is similar. In Fig. 12(e), it can be seen that the capacitor voltage experiences a short-period increase at the start of the fault and then stays at a lower value throughout the fault. Fig. 12(f) again shows that the voltages of the controllable capacitors are well controlled.

9




Fig. 13. Active power transfer vs. voltage level during faults.

To further demonstrate the benefits of the proposed method, Fig. 13 shows the average power transfer (as a percentage of the rated power) against the level of voltage during the fault (as a percentage of the rated voltage). The results for all the three types of fault are presented. The solid lines are for the proposed method and dashed lines are for the AC filterless LCC HVDC. It can be clearly seen from Fig. 13 that for single-phase and double-phase faults, more active power can be transmitted with the proposed method at all levels of the voltage drop. Although the performance improvement with three-phase fault is not obvious, it is important to point out that unbalanced faults account for about 95% of the faults in the transmission systems, while three-phase faults are very rare in occurrence, accounting for only about 5% [17]. Moreover, most of the CFs are caused by unbalanced faults [6] where active power can be transmitted through the healthy phases. Under the most severe three-phase faults when the voltage drops to very low values, it becomes impossible to transmit active power. Therefore the potential benefits by improving active power transfer under unbalanced faults are much higher than that for three-phase fault. Further considering that the majority of the power system faults (60% -80%) are transient in nature [18], the proposed method can provide much more active power support (given the high power rating of LCC HVDC) to the inverter AC system during fault when active power is critically needed to support the AC system frequency. At the same time, it helps reduce the level of spinning reserve activation and load shedding (thereby achieve cost savings).

D. Cost Analysis

The previous case studies validated the technical performance of the proposed method. It is important that such superior technical performance is achieved without significant extra cost. It would be even more attractive if it is achieved with less cost compared with the AC filterless LCC HVDC. Therefore this section estimates the cost of the proposed method in comparison with the AC Filterless LCC HVDC. Extra cost is coming from the additional series capacitors, and cost saving is coming from the reduction of voltage level of

controllable capacitors. These two aspects are considered in the following analysis.

For the cost of series capacitor, it is reported in [21] that the cost ranges from 10/kVAr to 30/kVAr (\$ represents US dollar). Using the average value of 20/kVAr, the extra cost of series capacitor in the proposed method can be estimated to be $20/kVAr \times 6 \times 60MVar = M$?.2 (60MVar of reactive power from each series capacitor as calculated in Section IV).

For the cost reduction from the controllable capacitor, the cost of a MMC converter station is considered as reference. As an example, the \pm 525kV Nordlink converter stations (with half-bridge capacitor submodules) cost about M€400 [23] so each converter station costs about M€200. It indicates a cost of M€61 for the valves as the valve group accounts for 30.5% of the converter station cost [24]. By assuming that the full-bridge converter station [25] and that this 20% extra cost is coming from the valves (30.5%) and control & protection (8.5% [24]), the cost of full bridge valves at \pm 525kV can be calculated as M€(61+40×30.5%/(30.5%+8.5%))) =M€92.28. Therefore the cost saving from the reduced number of power electronic devices (70kV-20kV=50kV) can be calculated as M€(92.28×50/525)=M€8.8.

The reduced voltage rating of the controllable capacitors also reduces the capitalized cost of losses which is normally evaluated at €4000 to €5000 per kW [15] (€4500 is used for following calculation). Note that the additional losses introduced by the series capacitor are very small and is therefore neglected [20]. Considering that the loss is about 2.2MW for 140kV of controllable capacitor [4], the saving from the reduced losses is $€(2200 \times 4500 \times 50/140)=M€3.54$. Therefore the total cost saving from the controllable capacitor is M€(8.8+3.54)= M€12.34, which is about M\$14.5. So it can be seen that the cost saving (M\$14.5) is about two times the extra cost from the series capacitors (M\$7.2). It is clearly attractive and advantageous as the superior performance of the proposed method is achieved at lower cost.

E. Discussions on Practical Applications

1) Ferroresonance

One potential issue with the proposed method is the ferroresonance between the series capacitor and the saturating magnetic circuits of converter transformer. It can be excited by a system switching or an AC fault and cause overvoltage problems. Two kinds of methods can be adopted to effectively mitigate the problem. The first is to bypass the series capacitors upon detection of ferroresonance [16]. This can be achieved without considerable extra cost as the bypass mechanism as a way of protection function is normally equipped for the series capacitors. The second is by adding supplementary control signals to the HVDC control systems [22]. This method is also cost effective as only controller modification is needed without additional hardware investment.

2) Unbalanced Capacitor Voltages

Unbalance between three-phase capacitor voltages can happen due to a variety of reasons (e.g., transient change of DC current). The result of unbalanced capacitor voltages is that the commutation voltage provided by the series capacitor will be different for different valves in the converter. One method to reduce the risks to commutation from unbalanced voltages is to increase the voltage rating of controllable capacitors. In this way, the potential adverse impact caused by unequal commutation voltages from fixed series capacitors can be mitigated by the higher voltage insertion from controllable capacitors. Another method is to modify the firing angles upon detection of a capacitor unbalance so as to speed up the restoration to balanced voltages. Significant unbalanced capacitor voltages due to equipment damage need to be fixed through replacement or maintenance.

3) Harmonics

The use of fixed series capacitor reduces the overlap angle and slightly increases the steady-state AC and DC harmonics [26]. In practice, harmonic filters can be installed similar to that in CCC HVDC systems [26] in order to satisfy the harmonic requirements at both AC and DC sides. For potential resonance problems due to series capacitor (e.g., ferroresonance as mentioned above), they can be effectively mitigated by either bypassing the series capacitor or modifying the converter control systems.

4) Capacitor Overvoltage

Protection schemes similar to that for series compensation [20] can be adopted to protect the overvoltage of series capacitors. Normally, series capacitors are protected against overvoltage by Metal Oxide Varistors (MOVs) which are connected in parallel with the capacitors. The varistors provide overvoltage protection of the capacitor by conducting a large part of the fault current. MOVs are then protected by the spark gap against excessive energy absorption. Bypass circuit breaker, which are connected in parallel with the capacitor bank and the overvoltage protective circuit, can be used for emergency bypass of the capacitor.

Overall, given the wide applications and mature technology of fixed series compensation in power system, similar protection arrangements can be adopted in the proposed method to handle the potential practical issues.

5) Valve Voltage Stress

During the process of power reversal at inverter, the decrease of firing angle would lead to an increase of voltage stress across thyristor valves [27]. The peak voltage across the thyristor can be high when the firing angle is close to 90 degrees. This adverse impact can be reduced by reducing the level of DC current during power reversal. It is because a reduced DC current reduces the current flowing through series capacitor hence a lower voltage from series capacitor is added to the thyristor valves. In addition, the series capacitor can be bypassed under low current to further minimize the valve voltage stress during power reversal [27].

VI. CONCLUSION

The series capacitor compensated AC filterless LCC HVDC has been proposed in this paper. It has been theoretically explained that the inclusion of the series capacitors 1) considerably increases the commutation margin to counteract the unfavorable phase shift caused by the unbalanced fault and

> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 11

2) provides extra commutation voltage to reduce the level of DC voltage drop due to AC faults. As a result, the proposed system can significantly 1) decrease the required voltage level from controllable capacitors for CF elimination and 2) increase the amount of active power that can be transmitted under unbalanced AC faults, minimizing the adverse impact on the connected AC system. Simulation results for single-phase, double-phase and three-phase faults have been presented to validate the technical performance of the proposed method. The average power transfer at different levels of voltage during fault is further presented to demonstrate the performance. From the economic perspective, cost analysis of the proposed method has also been carried out to show that the superior technical performance can be achieved with reduced cost. This is mainly due to the reduced equipment cost and reduced capitalized cost of losses from the controllable capacitors. Finally the possible solutions for various practical issues have been discussed.

As this paper is focused on the point to point HVDC system, one future research direction is the evaluation and application of the proposed method in multi-infeed HVDC systems, where detailed technical and economical performances will be further analyzed.

REFERENCES

- Y. Xue, X. Zhang, and C. Yang, "AC Filterless Flexible LCC HVDC With Reduced Voltage Rating of Controllable Capacitors," *IEEE Transactions* on Power Systems, vol. 33, pp. 5507-5518, 2018.
- [2] X. X. Zhou, "Simultaneous commutation failures and forced blocking of multi-in-feed HVDC in east china power grid," in *Proc. CIGRE Large Disturbances Workshop*, Paris, France, 2014.
- [3] B. Zhou, H. Rao, W. Wu, T. Wang, C. Hong, D. Huang, et al., "Principle and Application of Asynchronous Operation of China Southern Power Grid," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, pp. 1-1, 2018.
- [4] Y. Xue, X. P. Zhang, and C. Yang, "Elimination of Commutation Failures of LCC HVDC System with Controllable Capacitors," *IEEE Transactions* on Power Systems, vol. 31, pp. 3289-3299, 2016.
- [5] C. V. Thio, J. B. Davies, and K. L. Kent, "Commutation failures in HVDC transmission systems," *IEEE Transactions on Power Delivery*, vol. 11, pp. 946-957, 1996.
- [6] CIGRE Working Group 14.05, "Commutation Failures Causes and Consequences," Technical Brochure 103, 1995.
- [7] Z. Lidong and L. Dofnas, "A novel method to mitigate commutation failures in HVDC systems," in *Proceedings. International Conference on Power System Technology*, 2002, pp. 51-56 vol.1.
- [8] S. Tamai, H. Naitoh, F. Ishiguro, M. Sato, K. Yamaji, and N. Honjo, "Fast and predictive HVDC extinction angle control," *IEEE Transactions on Power Systems*, vol. 12, pp. 1268-1275, 1997.
- [9] Z. Wei, Y. Yuan, X. Lei, H. Wang, G. Sun, and Y. Sun, "Direct-Current Predictive Control Strategy for Inhibiting Commutation Failure in HVDC Converter," *IEEE Transactions on Power Systems*, vol. 29, pp. 2409-2417, 2014.
- [10] D. H. Kwon, Y. J. Kim, and S. I. Moon, "Modeling and Analysis of an LCC HVDC System Using DC Voltage Control to Improve Transient Response and Short-Term Power Transfer Capability," *IEEE Transactions on Power Delivery*, vol. 33, pp. 1922-1933, 2018.
- [11]R. Li, S. Bozhko, and G. Asher, "Frequency Control Design for Offshore Wind Farm Grid With LCC-HVDC Link Connection," *IEEE Transactions* on Power Electronics, vol. 23, pp. 1085-1092, 2008.
- [12]L. Fan, Z. Miao, and D. Osborn, "Wind Farms With HVDC Delivery in Load Frequency Control," *IEEE Transactions on Power Systems*, vol. 24, pp. 1894-1895, 2009.
- [13]Z. Wenqiang, W. Yongping, C. Baoli, L. Haiying, and L. Zhiguo, "Study on frequency control strategy for ORMOC-NAGA HVDC project in Philippines," in 2016 IEEE PES Transmission & Distribution Conference and Exposition-Latin America (PES T&D-LA), 2016, pp. 1-6.

- [14]M. Szechtman, T. Wess, and C. V. Thio, "A benchmark model for HVDC system studies," in *Proc. Int. Conf. AC and DC Power Transmission*, 1991, pp. 374-378.
- [15] Alstom Grid, *HVDC Connecting to the Future*. Alstom Grid publishers, 2010.
- [16]K. Sadek, M. Pereira, D. P. Brandt, A. M. Gole, and A. Daneshpooy, "Capacitor commutated converter circuit configurations for DC transmission," *IEEE Transactions on Power Delivery*, vol. 13, pp. 1257-1264, 1998.
- [17]G. Lanz, T. Kyriakidis, R. Cherkaoui, and M. Kayal, "Mixed-signal power system emulator extension to solve unbalanced fault transient stability analysis," in 2014 Power Systems Computation Conference, 2014, pp. 1-7.
- [18]P. Kundur, *Power System Stability and Control.* New York, USA: McGraw-Hill, 1994.
- [19]T. Jonsson and P. Bjorklund, "Capacitor Commutated Converters for HVDC," presented at the Proceedings of the International Symp on Electric Power Engineering, Stockholm Power Tech, 1995.
- [20]"IEEE Guide for the Functional Specification of Fixed-Series Capacitor Banks for Transmission System Applications," *IEEE Std 1726-2013*, pp. 1-120, 2014.
- [21]B. Veatch. Capital Costs for Transmission and Substations [Online]. Available:

https://www.wecc.biz/Reliability/2014_TEPPC_Transmission_CapCost_Report_B+V.pdf

- [22]D. A. Woodford, "Solving the ferroresonance problem when compensating a DC converter station with a series capacitor," *IEEE Transactions on Power Systems*, vol. 11, pp. 1325-1331, 1996.
- [23]P. Härtel, T. K. Vrana, T. Hennig, M. v. Bonin, E. J. Wiggelinkhuizen, and F. D. J. Nieuwenhout, "Review of investment model cost parameters for VSC HVDC transmission infrastructure," *Electric Power Systems Research*, vol. 151, pp. 419-431, 2017.
- [24]e-HIGHWAY2050, "D3.1 Technology assessment from 2030 to 2050," 2014.
- [25]D. Woodford. Symmetrical Monopole VSC Transmission [Online]. Available:

http://www.electranix.com/wp-content/uploads/2014/07/SymmetricalMon opoleVSC.pdf

- [26] CIGRE Working Group B4.34, "Capacitor Commutated Converters (CCC) HVDC Interconnections," Technical Brochure 352, 2008.
- [27]J. Reeve, J. A. Baron, and G. A. Hanley, "A Technical Assessment of Artificial Commutation of HVDC Converters with Series Capacitors," *IEEE Transactions on Power Apparatus and Systems*, vol. PAS-87, pp. 1830-1840, 1968.



Ying Xue received the B.Eng. and Ph.D. degrees in electronic electrical and computer engineering from the University of Birmingham, Birmingham, U.K., in 2012 and 2016, respectively. He is now a Lecturer of Electrical Power Systems with the University of Birmingham. His research interests include HVDC modeling and control and power system simulation.



Xiao-Ping Zhang (M'95, SM'06) is currently a Professor of Electrical Power Systems with the University of Birmingham, U.K., and he is also Director of Smart Grid, Birmingham Energy Institute and the Co-Director of the Birmingham Energy Storage Center. He has co-authored the first and second edition of the monograph *Flexible AC Transmission Systems: Modeling and Control*, published by Springer in 2006, and 2012. He has co-authored the book *"Restructured Electric Power Systems: Analysis of*

Electricity Markets with Equilibrium Models", published by IEEE Press/Wiley in 2010. He pioneered the concept of "Energy Quality", "Global Power & Energy Internet", "Energy Union", and "UK's Energy Valley". Prof Zhang is Advisor to the IEEE PES UK and Ireland Chapter.



Conghuan Yang received the B.Eng. degree in electrical and electronic engineering from the Huazhong University of Science and Technology, Wuhan, China, in 2013, and the Ph.D. degree in electronic and electrical engineering from the University of Birmingham, Birmingham, U.K., in 2018. Her research interests include power system EMTP simulation and HVDC.

> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 12