

ESBC: an application for computing stabilization bounds

Alessandro Avellone^a Mauro Ferrari^{b,1} Camillo Fiorentini^c
Guido Fiorino^a Ugo Moscato^a

^a *Dipartimento di Metodi Quantitativi per le Scienze Economiche Aziendali, Università
Milano-Bicocca, piazza dell'Ateneo Nuovo 1, 20126 Milano, Italy*

^b *Dipartimento di Informatica e Comunicazione, Università degli Studi dell'Insubria, via Mazzini
5, 21100 Varese, Italy*

^c *Dipartimento di Scienze dell'Informazione, Università degli Studi di Milano, via Comelico 39,
20135 Milano, Italy*

Abstract

We describe the application ESBC to perform the timing analysis of a combinatorial circuit. The circuit is described by formulas of Classical Logic and the delays of propagation of the signals in a gate are represented by a kind of valuation form semantics. ESBC computes the exact stabilization times at which the output signals stabilize.

Keywords: Valuation form semantics, timing analysis, intermediate logics

1 Introduction

Valuation forms provide an intensional semantics of formulas inspired to the BHK explanation of constructive connectives (see e.g., [3,8]). Roughly speaking, a valuation form for a formula A is an “object” providing a *constructive justification* for the truth of A . In recent years, several families of valuation forms have been devised to formalize different problems in logic and computer science. As an example we cite [6] where valuation forms are studied from a purely logical point of view; [5] where they are used to formalize databases;

¹ Contacting author: mauro.ferrari@uninsubria.it.

[4] where valuation forms characterize stabilization bounds in combinatorial circuits and [7] where valuation forms provide the semantics of CML, a Constructive Modeling Language for Object Oriented systems.

One of the interesting aspects of valuation forms is that they are compatible with classical semantics. In the framework of formal methods one can use formulas with the intended classical meaning to formalize the system at hand and valuation forms to characterize some intensional property of the system. As an example, in the context of timing analysis formulas describe the usual functional behavior of the circuit components while valuation forms are the functions describing the delays of the circuit components. We remark that in this context valuation forms provide a *partial* semantical justification of the truth of the formulas since they only characterize the correctness of the circuit *up to* stabilization bounds.

All the above mentioned families of valuation forms characterize constructive superintuitionistic logics with constructive negation and any of these logics is a superset of the logic \mathbf{E} studied in [6]. This means that the natural deduction calculus $\text{ND}_{\mathbf{E}}$ for logic \mathbf{E} devised in [6] is valid for all these semantics. This allows us to define a parametric extraction procedure that, selected the family of valuation forms of interest, extracts from an $\text{ND}_{\mathbf{E}}$ proof of $A_1, \dots, A_n \vdash B$ a function computing the valuation form justifying B , having as inputs the valuation forms for A_1, \dots, A_n .

In this paper we describe the stabilization bound semantics and an application built to compute and evaluate the valuation forms describing stabilization bounds of combinatorial circuits. This application consists of a C++ theorem prover for the propositional logic \mathbf{E} based on tableau calculi (fully described in [1]), a Java package translating tableau proofs into $\text{ND}_{\mathbf{E}}$ proofs, a Java package extracting the function computing the stabilization bound from a correctness $\text{ND}_{\mathbf{E}}$ -proof of the circuit and the Java package which evaluates the function.

The paper is structured as follows: in Section 2 we discuss the stabilization bounds semantics, in Section 3 we briefly describe the tableau calculus, the theorem prover and the translation into $\text{ND}_{\mathbf{E}}$ -proofs and finally in Section 4 we describe the implementation of the valuation form extractor and provide an example.

2 Exact Stabilization Bounds

In the logical approach to circuit analysis a semantics represents an abstraction from the physical details. To give an example, let us consider the gates INV and NAND of Figure 1. Their behavior is specified by the following formulas of classical logic

$$\text{INV}(x, y) \equiv (x \rightarrow \sim y) \wedge (\sim x \rightarrow y)$$

$$\text{NAND}(x, y, z) \equiv (x \wedge y \rightarrow \sim z) \wedge (\sim x \vee \sim y \rightarrow z)$$

Indeed, the truth table of $\text{INV}(x, y)$ represents the input/output behavior of the INV gate having x as input and y as output. Analogously, $\text{NAND}(x,y,z)$ represents the NAND gate, where x and y are the inputs and z is the output. Similarly, the classical behavior of the XOR circuit can be specified by the formula

$$\text{XOR}(x, y, z) \equiv ((x \wedge \sim y) \vee (\sim x \wedge y) \rightarrow z) \wedge ((x \wedge y) \vee (\sim x \wedge \sim y) \rightarrow \sim z)$$

where x and y represent the inputs and z the output.





Fig. 1. The XOR circuit and its components

Classical semantics allows us to study the input/output behavior of combinatorial circuits, but does not allow us to represent temporal information about the stabilization properties of the circuits. A more realistic description of the XOR circuit of Figure 1 should consider the instant at which the signals become stable and the delays in the propagation of signals; e.g., an “informal” characterization of the behavior of the above circuit should be as follows:



where F and G are functions from \mathbf{N}^2 to \mathbf{N} and \mathbf{N} represents discrete time.

To formalize these aspects, we recall the main notions introduced in [4]. A *signal* is a discrete timed boolean function $\sigma \in \mathbf{N} \rightarrow \mathbf{B}$. A *circuit* is characterized by a set of *observables* $\mathbf{S} = \{a, b, c_1, c_2, \dots\}$ (the atomic formulas of our language); for instance, to represent the XOR circuit of Figure 1, we need the set of observables $\{a, b, c, d, e, f, g\}$ representing the connections between the gates of the circuit. A *waveform* is a map $V \in \mathbf{S} \rightarrow (\mathbf{N} \rightarrow \mathbf{B})$ associating with every observable a signal. A waveform represents an observable property

of a circuit C , whereas an observable *behavior* of C is described by a set of waveforms. A signal $V(a)$ is *stable* to 1 at time t iff $V(a)(k) = 1$ for all $k \geq t$; similarly, $V(a)$ is stable to 0 at t iff $V(a)(k) = 0$ for all $k \geq t$. We only consider *eventually stable* waveforms V , namely: for every $a \in \mathbf{S}$, there is t such that the signal $V(a)$ is stable at time t (to 0 or to 1). Figure 2 describes a possible eventually stable waveform for the NAND circuit. Here, the input signal $V(x)$ stabilizes to 1 at time t_4 , while the input signal $V(y)$ stabilizes to 1 at time t_5 ; the output signal $V(z)$ stabilizes to 0 at time t_6 , with a certain delay with respect to the time t_5 where both the inputs are stable to 1.




Fig. 2. A waveform for NAND

To express *stabilization properties* of waveforms and behaviors we use a propositional language $\mathcal{L}_{\mathbf{S}}$ based on a denumerable set of *observables* \mathbf{S} . Formulas of $\mathcal{L}_{\mathbf{S}}$ are inductively defined as follows: for every $a \in \mathbf{S}$, a is an *atomic* formula of $\mathcal{L}_{\mathbf{S}}$; if $A, B \in \mathcal{L}_{\mathbf{S}}$, then $A \wedge B$, $A \vee B$, $A \rightarrow B$ and $\sim A$ belong to $\mathcal{L}_{\mathbf{S}}$. Temporal information is represented by stabilization bounds which is a variant of the valuation form semantics introduced in [6]. Let A be a formula of $\mathcal{L}_{\mathbf{S}}$; the set of *stabilization bounds* $[A]$ for A is inductively defined on the structure of A as follows:

- If $A = a$ or $A = \sim a$, with $a \in \mathbf{S}$, then $[A] = \mathbf{N}$.
- $[B \wedge C] = [B] \times [C]$.
- $[A_1 \vee A_2] = [A_1] \oplus [A_2] = \{(i, \alpha_i) \mid i \in \{1, 2\} \text{ and } \alpha_i \in [A_i]\}$.
- $[B \rightarrow C] = \{f \mid f : [B] \rightarrow [C]\}$.
- $[\sim(A_1 \wedge A_2)] = [\sim A_1] \oplus [\sim A_2] = \{(i, \alpha_i) \mid i \in \{1, 2\} \text{ and } \alpha_i \in [\sim A_i]\}$.
- $[\sim(B \vee C)] = [\sim B] \times [\sim C]$.
- $[\sim(B \rightarrow C)] = [B] \times [\sim C]$.
- $[\sim\sim B] = [B]$.

Intuitively, a stabilization bound $\alpha \in [A]$ intensionally represents a set of waveforms that validate A for the “same reasons” and with the “same delay bounds”. The main concern of timing analysis is to determine the *exact*

time instant where an output signal of a circuit becomes stable, and this is performed by computing exact stabilization bounds. Let A be a formula, let $\alpha \in \lceil A \rceil$ and let V be an eventually stable waveform; α is *exact for V and A* if one of the following conditions holds:

- $A = a$ and $\alpha = \min\{t \mid V(a) \text{ is stable to } 1 \text{ at } t\}$.
- $A = \sim a$ and $\alpha = \min\{t \mid V(a) \text{ is stable to } 0 \text{ at } t\}$.
- $A = B \wedge C$, $\alpha = (\beta, \gamma)$, β is exact for B and V , and γ is exact for C and V .
- $A = B_1 \vee B_2$, $\alpha = (i, \beta_i)$, with $i \in \{1, 2\}$, and β_i is exact for V and B_i .
- $A = B \rightarrow C$ and, for all $\beta \in \lceil B \rceil$, if β is exact for V and B , then $\alpha(\beta)$ is exact for V and C .
- $A = \sim(B_1 \wedge B_2)$, $\alpha = (i, \beta_i)$, with $i \in \{1, 2\}$, and β_i is exact for V and $\sim B_i$.
- $A = \sim(B \vee C)$, $\alpha = (\beta, \gamma)$, β is exact for V and $\sim B$, γ is exact for V and $\sim C$.
- $A = \sim(B \rightarrow C)$, $\alpha = (\beta, \gamma)$, β is exact for V and B , γ is exact for V and $\sim C$.
- $A = \sim\sim B$ and α is exact for V and B .

To give an example, let us consider the above INV and NAND gates. A stabilization bound for $\text{INV}(x, y)$ is a pair of functions from \mathbf{N} to \mathbf{N} . Let us assume that the INV gate has the following observable behavior: if the signal $V(x)$ stabilizes to 1 at t , then the signal $V(y)$ stabilizes to 0 at $t + \delta_0$; if $V(x)$ stabilizes to 0 at t , then $V(y)$ stabilizes to 1 at $t + \delta_1$. In our semantical framework, this is described by the exact stabilization bound $(f_{\text{INV}}^-, f_{\text{INV}}^+)$ for V and $\text{INV}(x, y)$ defined as follows:

$$f_{\text{INV}}^-(t) = t + \delta_0 \quad f_{\text{INV}}^+(t) = t + \delta_1$$

Similarly, a stabilization bound for $\text{NAND}(x, y, z)$ is a pair of functions

$$f_{\text{NAND}}^- : \mathbf{N} \times \mathbf{N} \rightarrow \mathbf{N} \quad f_{\text{NAND}}^+ : \mathbf{N} \oplus \mathbf{N} \rightarrow \mathbf{N}$$

An exact stabilization bound $(f_{\text{NAND}}^-, f_{\text{NAND}}^+)$ for the waveform V of Figure 2 and $\text{NAND}(x, y, z)$ must satisfy

$$f_{\text{NAND}}^-((t_4, t_5)) = t_6$$

which formalizes the fact that, if $V(x)$ stabilizes to 1 at t_4 and $V(y)$ stabilizes to 1 at t_5 , then $V(z)$ stabilizes to 0 at t_6 .

To give a picture of our extraction algorithm, let C be a circuit consisting of the gates G_1, \dots, G_n , where each G_i is described by a formula A_i , and let B

$\frac{\sim A_i}{\sim(A_1 \wedge A_2)} \quad I_{\sim \wedge_i \ i \in \{1,2\}}$	$\frac{\begin{array}{c} [\sim A] \\ \vdots \\ \pi_1 \\ C \end{array} \quad \begin{array}{c} [\sim B] \\ \vdots \\ \pi_2 \\ C \end{array}}{\sim(A \wedge B)} \quad E_{\sim \wedge}$		
$\frac{A}{\sim \sim A} \quad I_{\sim}$	$\frac{\sim \sim A}{A} \quad E_{\sim}$	$\frac{\sim A \quad \sim B}{\sim(A \vee B)} \quad I_{\sim \vee}$	$\frac{C}{\sim(A_1 \vee A_2)} \quad E_{\sim \vee_i \ i \in \{1,2\}}$
$\frac{A \quad \sim B}{\sim(A \rightarrow B)} \quad I_{\sim \rightarrow}$	$\frac{\sim(A \rightarrow B)}{A} \quad E_{\sim \rightarrow_1}$	$\frac{\sim(A \rightarrow B)}{\sim B} \quad E_{\sim \rightarrow_2}$	

Table 1
The negation rules of the calculus ND_E

be the formula describing the input/output behavior of C (see the examples above). A formal correctness verification of the circuit amounts to providing a classical proof $\pi : A_1, \dots, A_n \vdash B$, where A_1, \dots, A_n are the open assumptions of π and B is the proved formula. Moreover, let V_i ($1 \leq i \leq n$) be the waveform corresponding to the observable behavior of G_i and let α_i be an exact stabilization bound for A_i and V_i (namely, α_i describes the behavior of G_i); finally, let V be the waveform corresponding to the observable behavior of C (V describes the temporal information about the input/output signals of the whole circuit). To determine V , it suffices to compute an exact stabilization bound for V and B . As fully described in [4], this can be accomplished by considering proofs of the constructive calculus ND_E obtained by adding to the usual natural deduction calculus for intuitionistic logic the rules of Table 1, where we put between square brackets the discharged assumptions.

As a matter of fact, the main result of [4] states:

Theorem 2.1 *Let $\pi : A_1, \dots, A_n \vdash B$ be a proof of the calculus ND_E. There is a recursive function $F_\pi : [A_1] \times \dots \times [A_n] \rightarrow [B]$ such that, for all $\alpha_1 \in [A_1], \dots, \alpha_n \in [A_n]$ and for every eventually stable waveform V , if α_1 is an exact stabilization bound for V and A_1, \dots, α_n is an exact stabilization bound for V and A_n , then $F_\pi(\alpha_1, \dots, \alpha_n)$ is an exact stabilization bound for V and B .*

The function F_π is defined according to the structure of π . Here we only provide some cases. If $\pi : A \vdash A$ only consists of an assumption introduction, F_π is the identity function. If π is the proof

$$\frac{\begin{array}{c} A_1, \dots, A_k \\ \vdots \\ \pi_1 \\ B \end{array} \quad \begin{array}{c} A_{k+1}, \dots, A_n \\ \vdots \\ \pi_2 \\ C \end{array}}{B \wedge C} \quad I_{\wedge}$$

then $F_\pi(\underline{\alpha}) = (F_{\pi_1}(\alpha_1, \dots, \alpha_k), F_{\pi_2}(\alpha_{k+1}, \dots, \alpha_n))$.

If π terminates with an implication introduction

$$\frac{\begin{array}{c} A_1, \dots, A_n, [B] \\ \vdots \\ \pi_1 \\ C \end{array}}{B \rightarrow C} \rightarrow I$$

then $F_\pi(\underline{\alpha})$ is the function $f : [B] \rightarrow [C]$ such that $f(\beta) = F_{\pi_1}(\underline{\alpha}, \beta)$.

If π is the proof

$$\frac{\begin{array}{cc} A_1, \dots, A_k & A_{k+1}, \dots, A_n \\ \vdots & \vdots \\ \pi_1 & \pi_2 \\ B & B \rightarrow C \end{array}}{C} \rightarrow E$$

then $F_\pi(\underline{\alpha}) = F_{\pi_2}(\alpha_{k+1}, \dots, \alpha_n)(F_{\pi_1}(\alpha_1, \dots, \alpha_k))$.

3 Building $\text{ND}_{\mathbf{E}}$ proofs

To apply our extraction procedure, we need a $\text{ND}_{\mathbf{E}}$ proof of correctness of the circuit. However, it is well-known that natural deduction calculi are not adequate for proof search. For this reason we use a tableau based theorem prover to build up the correctness proof and then we translate it into a $\text{ND}_{\mathbf{E}}$ proof. In this section we give a quick overview of both the tableau calculus and the translation rules.

Our theorem prover implements the tableau calculus TAB of [1] which has the “same deductive power” of $\text{ND}_{\mathbf{E}}$. Differently from natural deduction, tableaux are goal-oriented calculi; this feature makes them suitable for automated deduction (see [2] for an account of the wide of applicability of tableau systems).

The tableau calculus TAB uses an object language with the signs \mathbf{T} , \mathbf{F} , \mathbf{F}_c and \mathbf{T}_c and is equivalent to $\text{ND}_{\mathbf{E}}$ in the following sense:

- $\pi : A_1, \dots, A_n \vdash B \in \text{ND}_{\mathbf{E}}$ iff there exists a tableau proof in TAB of $\{\mathbf{T}A_1, \dots, \mathbf{T}A_n, \mathbf{F}B\}$.

The depth of every proof table is linearly bounded by the length of the input formulas, moreover there exists an “efficient” strategy in the application of the rules which strongly bounds the backtracking. The theorem prover described in [1] implements an $O(n^2)$ -SPACE proof search procedure for proofs of TAB .

To simplify the translation from tableau proofs into natural deduction

proofs, we add to the calculus ND_E the following cut-rules

$$\begin{array}{c}
 \begin{array}{cc}
 A_1, \dots, A_k & A_{k+1}, \dots, A_n, [B] \\
 \vdots \pi_1 & \vdots \pi_2 \\
 B & C
 \end{array} \\
 \hline
 C \quad \text{Cut}_1
 \end{array}$$

$$\begin{array}{c}
 \begin{array}{ccc}
 A_1, \dots, A_k & A_{k+1}, \dots, A_h & A_{h+1}, \dots, A_n, [B], [C] \\
 \vdots \pi_1 & \vdots \pi_2 & \vdots \pi_2 \\
 B & C & D
 \end{array} \\
 \hline
 D \quad \text{Cut}_2
 \end{array}$$

Here we give two examples of translation. Let $\Gamma = \{H_1, \dots, H_n\}$ and let $S = \{\mathbf{TH}_1, \dots, \mathbf{TH}_n\}$.

The rule $\frac{S, \mathbf{FC}, \mathbf{T}(A \wedge B)}{S, \mathbf{FC}, \mathbf{TA}, \mathbf{TB}} \mathbf{T} \wedge$, is translated as

$$\begin{array}{c}
 \begin{array}{ccc}
 A \wedge B & A \wedge B & \Gamma, [A], [B] \\
 \hline A & \hline B & \vdots \pi \\
 & & C
 \end{array} \\
 \hline
 C \quad \text{Cut}_2
 \end{array}$$

The rule $\frac{S, \mathbf{FD}, \mathbf{T}(A \wedge B \rightarrow C)}{S, \mathbf{FD}, \mathbf{T}(A \rightarrow (B \rightarrow C))} \mathbf{T} \rightarrow \wedge$ is translated as

$$\begin{array}{c}
 \begin{array}{cc}
 [A]_1 & [B]_2 \\
 \hline A \wedge B
 \end{array} \text{I} \wedge \quad A \wedge B \rightarrow C \\
 \hline
 C \quad \text{E} \rightarrow \\
 \begin{array}{ccc}
 \hline B \rightarrow C & \text{I} \rightarrow (2) & \Gamma, [A \rightarrow (B \rightarrow C)]_3 \\
 \hline A \rightarrow (B \rightarrow C) & \text{I} \rightarrow (1) & \vdots \pi \\
 & & D
 \end{array} \\
 \hline
 D \quad \text{Cut}_1 (3)
 \end{array}$$

In the above proofs, the number beside the rule name indicate the points where the assumptions are discharged.

The translation of the proof generated by the tableau theorem prover (implemented in C++ language) is performed by a JAVA package of the application.

4 The system ESBC

In this section we discuss the implementation issues. The system software ESBC performs all the steps to compute stabilization bounds of combinatorial

circuits discussed in the previous sections. It consists of the following independent modules: (i) the tableau theorem prover, (ii) the translator from proofs of TAB into proofs of $\text{ND}_{\mathbf{E}}$, (iii) the tool which computes stabilization bounds exploiting proofs produced by (ii).

As a summarizing example, let us consider the Full Adder Circuit of Figure 3. The gates in the circuit are represented by the formulas in the set:

$$\mathcal{C} = \{\text{XOR}(y, z, a), \text{XOR}(a, x, s), \text{AND}(y, z, b), \text{AND}(x, y, c), \\ \text{AND}(x, z, d), \text{OR}(b, c, e), \text{OR}(e, d, r)\}$$

The behavior of AND, OR and XOR gates are specified by the formulas:

$$\text{AND}(x, y, z) \equiv (x \wedge y \rightarrow z) \wedge (\sim x \vee \sim y \rightarrow \sim z)$$

$$\text{OR}(x, y, z) \equiv (\sim x \wedge \sim y \rightarrow \sim z) \wedge (x \vee y \rightarrow z)$$

$$\text{XOR}(x, y, z) \equiv ((x \wedge \sim y) \vee (\sim x \wedge y) \rightarrow z) \wedge ((x \wedge y) \vee (\sim x \wedge \sim y) \rightarrow \sim z)$$

The input/output behavior of the signals of the circuit is specified by the formula:

$$S \equiv (\sim x \wedge \sim y \wedge \sim z \rightarrow \sim s \wedge \sim r) \wedge (\sim x \wedge \sim y \wedge z \rightarrow s \wedge \sim r) \wedge \\ (\sim x \wedge y \wedge \sim z \rightarrow s \wedge \sim r) \wedge (\sim x \wedge y \wedge z \rightarrow \sim s \wedge r) \wedge \\ (x \wedge \sim y \wedge \sim z \rightarrow s \wedge \sim r) \wedge (x \wedge \sim y \wedge z \rightarrow \sim s \wedge r) \wedge \\ (x \wedge y \wedge \sim z \rightarrow \sim s \wedge r) \wedge (x \wedge y \wedge z \rightarrow s \wedge r)$$




Fig. 3. The Full Adder Circuit

Firstly, we search for a proof $\pi : \mathcal{C} \vdash S$ of $\text{ND}_{\mathbf{E}}$, by using modules (i) and (ii) of ESBC. Then, (iii) uses π to compute stabilization bounds of the circuit. We have to provide the stabilization bound of the elementary gates. As discussed in Section 2, a stabilization bound for $\text{AND}(x, y, z)$ is a pair of functions $(f_{\text{AND}}^-, f_{\text{AND}}^+)$, where

$$f_{\text{AND}}^- : \mathbf{N} \oplus \mathbf{N} \rightarrow \mathbf{N} \quad f_{\text{AND}}^+ : \mathbf{N} \times \mathbf{N} \rightarrow \mathbf{N}$$

Let us assume that the output signal of the AND gate stabilizes to 1 with delay 2 after the stabilization to 1 of both the input signals and that it stabilizes to 0 with delay 5 after the stabilization to 0 of either of the input signals. Then, we have to set

$$f_{\text{AND}}^-(i, t) = t + 5 \quad f_{\text{AND}}^+(t_1, t_2) = \max\{t_1, t_2\} + 2, \quad i \in \{1, 2\}$$

Similarly, a stabilization bound for $\text{OR}(x, y, z)$ is a pair of functions $(f_{\text{OR}}^-, f_{\text{OR}}^+)$, where

$$f_{\text{OR}}^- : \mathbf{N} \times \mathbf{N} \rightarrow \mathbf{N} \quad f_{\text{OR}}^+ : \mathbf{N} \oplus \mathbf{N} \rightarrow \mathbf{N}$$

We assume that behavior of OR gate corresponds to the following exact stabilization bound:

$$f_{\text{OR}}^-(t_1, t_2) = \max\{t_1, t_2\} + 6 \quad f_{\text{OR}}^+(i, t) = t + 10, \quad i \in \{1, 2\}$$

Finally, a stabilization bound for $\text{XOR}(x, y, z)$ is a pair of functions $(f_{\text{XOR}}^-, f_{\text{XOR}}^+)$, where

$$f_{\text{XOR}}^- : (\mathbf{N} \times \mathbf{N}) \oplus (\mathbf{N} \times \mathbf{N}) \rightarrow \mathbf{N} \quad f_{\text{XOR}}^+ : (\mathbf{N} \times \mathbf{N}) \oplus (\mathbf{N} \times \mathbf{N}) \rightarrow \mathbf{N}$$

We choose f_{XOR}^- and f_{XOR}^+ as follows:

$$\begin{aligned} f_{\text{XOR}}^-(i, (t_1, t_2)) &= \max\{t_1, t_2\} + 1, \quad i \in \{1, 2\} \\ f_{\text{XOR}}^+(i, (t_1, t_2)) &= \max\{t_1, t_2\} + 5, \quad i \in \{1, 2\} \end{aligned}$$

We compute the exact stabilization bounds of output signals assuming that input signals are stable at time 0. By applying the above exact stabilization bounds to the function F_π associated with π , ESBC produces the results given in the following table where for every input we put in evidence the truth value of the signal and for every output both the truth value and the stabilization bounds are provided. For instance, if the signals $V(x), V(y)$ and $V(z)$ stabilizes to 1 at time 0, we have that $V(s)$ stabilizes to 1 at time 6 and $V(r)$ stabilizes to 1 at time 12 (see the last row of the table).

x	y	z	s	r
false	false	false	(false,10)	(false,17)
false	false	true	(true,2)	(false,17)
false	true	false	(true,2)	(false,17)
false	true	true	(false,10)	(true,22)
true	false	false	(true,6)	(false,17)
true	false	true	(false,6)	(true,12)
true	true	false	(false,6)	(true,22)
true	true	true	(true,6)	(true,12)

References

- [1] A. Avellone, C. Fiorentini, G. Fiorino, and U. Moscato. A space efficient implementation of a tableau calculus for a logic with a constructive negation. In J. Marcinkowski and A. Tarlecki, editors, *Computer Science Logic, 18th International Workshop, CSL 2004*, volume 3210 of *Lecture Notes in Computer Science*, pages 488–502, 2004.
- [2] M. D’Agostino, D.M. Gabbay, R. Hähnle, and J. Posegga, editors. *Handbook of tableau methods*. Kluwer Academic Press, 1999.
- [3] M.A.E. Dummett. *Elements of Intuitionism*. Clarendon Press, Oxford, 1977.
- [4] M. Ferrari, C. Fiorentini, and M. Ornaghi. Extracting exact time bounds from logical proofs. In A. Pettorossi, editor, *Logic Based Program Synthesis and Transformation, 11th International Workshop, LOPSTR 2001, Selected Papers*, volume 2372 of *Lecture Notes in Computer Science*, pages 245–265. Springer-Verlag, 2002.
- [5] P. Miglioli, U. Moscato, and M. Ornaghi. A constructive logic approach to database theory. In *Logic Programming-Proceeding of the First Russian Conference on Logic Programming*, pages 302–321, 1990.
- [6] P. Miglioli, U. Moscato, M. Ornaghi, S. Quazza, and G. Usberti. Some results on intermediate constructive logics. *Notre Dame Journal of Formal Logic*, 30(4):543–562, 1989.
- [7] M. Ornaghi, M. Benini, M. Ferrari, C. Fiorentini, and A. Momigliano. A constructive modeling language for object oriented information systems. *CLASE*, 2005.
- [8] A.S. Troelstra. Aspects of constructive mathematics. In J. Barwise, editor, *Handbook of Mathematical Logic*. North-Holland, 1977.