Building Blocks for Co-Design of Controllers and Implementation Platforms in Embedded Systems

by

Leslie Grace Maldonado

Submitted to the Department of Mechanical Engineering in partial fulfillment of the requirements for the degree of

Master of Science in Mechanical Engineering

at the

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

June 2013

© Massachusetts Institute of Technology 2013. All rights reserved.

Author Department of Mechanical Engineering May 10, 2013 Certified by Anuradha Annaswamy Senior Research Scientist Thesis Supervisor

> David E. Hardt Chairman, Department Committee on Graduate Theses



Building Blocks for Co-Design of Controllers and Implementation Platforms in Embedded Systems

by

Leslie Grace Maldonado

Submitted to the Department of Mechanical Engineering on May 10, 2013, in partial fulfillment of the requirements for the degree of Master of Science in Mechanical Engineering

Abstract

One of the biggest challenges in implementing feedback control applications on distributed embedded platforms is the realization of required control performance while utilizing minimal computational and communication resources. Determining such tradeoffs between control performance (e.g., stability, peak overshoot, etc.) and resource requirements is an active topic of research in the domain of cyber-physical systems (CPS). In this thesis, a setup is considered where multiple distributed controllers communicate using a hybrid (i.e., time- and event-triggered) communication protocol like FlexRay (which is commonly used in automotive architectures). Mapping all control messages to time-triggered slots results in deterministic timing and hence good control performance, but time-triggered slots are more expensive. The event-triggered slots, while being less expensive, result in variable message delays and hence poor control performance. In order to tradeoff between cost and control performance, a number of recent papers proposed a switching scheme where messages are switched between time- and event-triggered slots based on the state of the plant being controlled. However, all of these studies were based on a monotonic approximation of the system dynamics. This while simplifying the resource dimensioning problem (i.e., the minimum number of time-triggered slots required to realize a given control performance) leads to pessimistic results in terms of usage of time-triggered communication. In this thesis, it is shown that the usage of time-triggered communication (i.e., the requirement on the minimum number of time-triggered slots for a given control performance) is reduced when an accurate, non-monotonic behavior of the system dynamics is considered in the analysis. This technique is illustrated using a number examples and a real-life case study. While the focus is on communication resources in this thesis, these results are general enough to be applied to a wide range of problems from the CPS domain.

Thesis Supervisor: Anuradha Annaswamy Title: Senior Research Scientist

Acknowledgments

I would like to thank Dr. Anuradha Annaswamy for her support in my research and all the mentoring she has provided me. I would like to thank Ken Butts and Prashant Ramachandra from Toyota for their support and interest in my research and for their direction during my summer work at Toyota. I would also like to my labmates Sarah Thornton and Dan Wiese for all the late night homework and study times. Thank you also to Andy Wright for his awesome support and encouragement through all these semesters at MIT. Lastly, thank you to my mom, dad and brother for their understanding, support and unconditional love.

Support: This work was supported in part by the NSF Grant No. ECCS-1135815 via the CPS initiative.

Contents

1	Introduction			
	1.1	Contributions	18	
	1.2	Related work	19	
	1.3	Organization	20	
2	Problem Setting and Motivation			
	2.1	Control Problem	21	
	2.2	Distributed Implementation	23	
		2.2.1 Task Triggering	23	
		2.2.2 Hybrid Communication Bus Protocol	24	
	2.3	Performance Requirements	25	
	2.4	Resource Constraints	26	
	2.5	Design Challenges	26	
	2.6	Basic Switching Scheme	27	
	2.7	Controller Design	29	
		2.7.1 TT Controller Design	29	
		2.7.2 ET Controller Design	29	
		2.7.3 Control Strategy	30	
3	Noi	n-Monotonic System Behavior	33	
	3.1	Impact of Non-Monotonic System Behavior	33	
	3.2	Analytical Description of Non-Monotonicity	36	
		3.2.1 Remark About Performance Measure	37	

	3.3	Examj	ples of Non-Monotonic Systems	38				
	3.4	Relation	on Between Dwell and Wait Times	39				
4	\mathbf{Sch}	edulab	oility Analysis	43				
	4.1	Assum	ptions for Schedulability	43				
		4.1.1	Task-to-Slot Mapping	43				
		4.1.2	Occurrence of Disturbances	44				
		4.1.3	Schedule Within a Slot	45				
	4.2	Worst	-Case Response Time	45				
		4.2.1	Convergence to Fixed Point	47				
	4.3	Schedu	uling Parameters	52				
	4.4	Slot S	cheduling Algorithm	53				
	4.5	Simula	ation of Algorithm	54				
		4.5.1	Communication Details	55				
		4.5.2	Results	55				
		4.5.3	Discussion	55				
5	Sim	Simulation 5'						
	5.1	Distri	buted Architecture	57				
	5.2	Hybrid	d Communication Bus	58				
		5.2.1	Static Segment	59				
		5.2.2	Dynamic Segment	60				
	5.3	Switch	hing Scheme	60				
	5.4	Simula	ation of Example System	62				
		5.4.1	Communication Details	63				
		5.4.2	Controller Design	64				
		5.4.3	Schedule of TT Slots	65				
		5.4.4	Results	66				
		5.4.5	Discussion	66				
~	a							

6 Conclusion

Α	\mathbf{Sche}	eduling Parameters MATLAB Code	73
в	Slot	Scheduling C++ Program	83
	B.1	Number_of_slots.cpp	83
	B.2	$C_{-}app.h$	87
	B.3	Slot.h	89

List of Figures

2-1	Distributed cyber-physical architecture	23
2-2	Hybrid communication protocol	24
2-3	Relation among various response times	27
2-4	Basic switching scheme between time- and event-triggered communi-	
	cation depending on the system states	28
3-1	Relation between $t_{dw,i}$ and $t_{wait,i}$	34
3-2	Non-monotonicity with $x_1(0) = -1$ and $x_2(0) = 5$	35
3-3	Monotonicity with $x_1(0) = -1$ and $x_2(0) = -1$	35
3-4	Example of non-monotonic behavior in third-order system \ldots .	38
3-5	TT for different initial conditions from ET \ldots	40
4-1	Example of partitioned scheduling on the static segment	44
5-1	Simulink model of typical control application of distributed system .	58
5 - 2	Simulink model of communication bus for sharing a single ${\rm TT}$ slot	59
5-3	Simulink model of switching scheme	61
5-4	Simulink model of distributed system	63
5-5	Communication protocol used in simulation	64
5-6	Simulink model of communication bus	67
5-7	Responses of the six control applications	68
5-8	Schedule of the communication bus	69

List of Tables

4.1	Example control applications (parameters in ms)	54
5.1	Example plants	62
5.2	Example control applications (parameters in s)	65

List of Algorithms

4.1	Scheduling parameters algorithm	. 51
4.2	Slot scheduling algorithm	. 54

Chapter 1

Introduction

This thesis focuses on the distributed implementation of multiple feedback controllers onto an automotive architecture with a network of electronic control units (ECUs). In particular, the scenario where the ECUs transmit signals over a shared hybrid communication bus such as FlexRay [1] and TTCAN [11] is of interest. Due to wide variety of functional and timing requirements in domains like automotive the hybrid protocols are considered to be an attractive option for today's in-vehicle communication network. In general, the hybrid bus protocols allow both time-triggered (e.g., static segment of FlexRay) and event-triggered (e.g., dynamic segment of FlexRay) communication. Both segments have their own advantages and disadvantages. By pure time-triggered (TT) communication with perfectly synchronized TT slots and ECUs, it is possible to achieve negligible communication delay. But pure TT communication is highly bandwidth consuming and hence expensive in terms of resource usage. On the other hand, a bandwidth efficient pure event-triggered (ET) implementation often results in a variable and large communication delay due to the arbitration with higher-priority traffic. Thus, a feedback controller provides (i) a good control performance with high resource usage (i.e., network bandwidth) in a pure TT implementation (ii) a poor control performance with low resource usage in a pure ET implementation. The goal is to obtain an improved control performance with a tight resource dimensioning. That is, what is aimed for is to achieve a control performance better than what one could have achieved using a pure ET implementation and at the same time, to reduce the usage of TT slots compared to a pure TT implementation. Towards achieving these two conflicting goals, another possible implementation is to map the feedback signals dynamically to the time-triggered and the event-triggered segments depending on the *state* of the plant being controlled [16]. That is, multiple controllers *share* a TT slot and each controller has its own ET priority: only one controller can use the TT slot at any given point in time and all other controllers use their ET priority for message communication. Essentially, a TT slot is *arbitrated* by the multiple controllers based on the plant's state which further depends on the underlying dynamics being controlled. The presented technique aims to achieve a tighter resource dimensioning using such mixed time-/event-triggered communication schemes. Although the applicability of the presented technique is illustrated in the context of resource dimensioning in hybrid protocols, it can be adapted to other settings such as control loops with variable sampling rates or task periods.

1.1 Contributions

In the above context, an external disturbance causes perturbation in the system dynamics which brings the system in transient state (see – Fig. 2-4). To reject such disturbance for bringing it back to steady state within a given time duration ξ_i^d , a control application C_i needs to use the shared TT slot for the transmission of its feedback signal and towards this, it needs to arbitrate with other control applications for accessing the TT slot. In this setting, as a slot-sharing policy, this work considers fix-priority non-preemptive scheduling where each control application has a predefined priority. Once an application gets chance to send its feedback signal via the TT slot, it cannot be preempted for $t_{dw,i}$ time units which is computed to be enough to completely reject all possible disturbances under consideration. While arbitrating for the access to the TT slot, a control application C_i might have to wait $t_{wait,i}$ time units since the TT slot might already being used by the higher-priority applications. Thus, the above arbitration for the TT slot gives rise to a classical schedulability problem which is what is attempted to be addressed in this work. Here, the relationship between $t_{dw,i}$ and $t_{wait,i}$ depends on the underlying system dynamics and plays a key role in achieving tighter resource dimensioning (see Figure 3-1 - parameters are explained later). To this end, all previous attempts made simplifying assumption [16, 17, 9] on monotonic system dynamics which resulted in a linear relationship between $t_{dw,i}$ and $t_{wait,i}$ – see Figure 3-1. The results presented here show that such monotonic assumption often results in conservative resource allocation. In this work, a schedulability analysis is presented which takes this accurate non-monotonic system dynamics into account. It is shown that there exists a stable *fixed point* solution of the above schedulability problem utilizing classical Lyapunov based approach from control theory. Further, the existence of the above non-monotonic property is verified using an automotive experimental setup. Finally, the effectiveness of this technique is shown in terms of savings in communication resource (i.e., the number of TT slots). Although the presented technique is applicable to many other domains such as avionics, the applicability of this analysis is more prominent in the cost-sensitive domains like automotive.

1.2 Related work

While control over wireless networks has been a focus of networked control system (NCS) literature [10, 6, 12], this work mainly targets fault-tolerant wired communication for the feedback signals. This work can be classified as "control/network" co-design [5] which is related to two broad areas: (i) schedulability/timing analysis (ii) control/schedule co-design. The timing/schedulability analysis for real-time systems mainly determines response time of a real-time task [23, 4]. In distributed settings, timing analysis methods exists for time-triggered [19, 13, 24], hybrid [21], and event-triggered [20] systems. Typical questions addressed in these works include computation of the worst-case end-to-end delays, optimal schedules synthesis, and partitioning of system functionality into time-triggered and event-triggered activities.

The schedulability of control tasks is studied in several recent works [15, 25, 7, 14, 17, 16]. In general, the question addressed in these works is to how to do schedu-

lability analysis or schedule synthesis such that one or multiple control applications provide optimal performance. Analysis methods exist for schdulability/timing analysis for both single-processor [25] and distributed architectures [15, 7, 14] in this context. Further, in the case of distributed settings, the problem of network schedule synthesis/analysis taking control performance requirements into account is studied in [7, 17, 16]. The work presented in [17] formulated a schedulability analysis problem using a *limited-preemption* scheme with retransmissions which reduces the number of time-triggered slots that are necessary. In [16], a similar scheduling analysis was done with a *monotonic* assumption between dwell time $t_{dw,i}$, the time taken by the TT slot to result in a desired response, and wait time $t_{wait,i}$, the time that the application may lie in an ET implementation due to priority-based arbitration.

1.3 Organization

The rest of this thesis is organized as follows. The problem is formally presented in Chapter 2. Chapter 3 then provides a formal characterization of the non-monotonic system behavior the control applications may have. This is followed by a discussion of the schedulability analysis in Chapter 4. The applicability of this analysis is illustrated with a case study in Chapter 5.

Chapter 2

Problem Setting and Motivation

In this chapter, the distributed implementation of multiple control applications on a network of ECUs is described in detail and the problem to be addressed in this thesis is formally presented. The goal from the controls context and from the systems context is outlined and a co-design is proposed where the design of the distributed implementation uses information from the control application and the controller design uses information from the description of the distributed architecture.

2.1 Control Problem

For a control application C_i , we consider a standard continuous-time model, given by

$$\dot{x}_i(t) = A_i x_i(t) + B_i u_i(t - \tau_i) + D_i(t)$$
(2.1)

where x_i are the plant states, u_i is the control input, D_i is an impulse disturbance that occurs sporadically, and τ_i is the maximum communication delay between reading sensor data and the corresponding actuation (*sensor-to-actuator* delay) and can be arbitrary. In order to implement the requisite controller, the signals in (2.1) are sampled at a constant sampling period h_i . Since τ_i can be arbitrary, the following is defined:

$$\tau_{i}' = \tau_{i} - \left\lfloor \frac{\tau_{i}}{h_{i}} \right\rfloor h_{i}$$

$$\tau_{1,i} = \left\lfloor \frac{\tau_{i}}{h_{i}} \right\rfloor$$

$$\tau_{2,i} = \left\lceil \frac{\tau_{i}}{h_{i}} \right\rceil$$
(2.2)

Defining $x_i[k] := x_i(kh_i)$ and $u_i[k] := u_i(kh_i)$, the zero-order hold sampling of the continuous-time model in (2.1) gives the discrete plant-model [3]

$$x_i[k+1] = \Phi_i x_i[k] + \Gamma_{0,i} u_i[k-\tau_{1,i}] + \Gamma_{1,i} u_i[k-\tau_{2,i}] + \hat{D}_i[k]$$
(2.3)

where Φ_i , $\Gamma_{0,i}$ and $\Gamma_{1,i}$ are discrete-time equivalent system matrices and are given by

$$\Phi_{i} = e^{A_{i}h_{i}}$$

$$\Gamma_{0,i} = \int_{0}^{h_{i}-\tau_{i}'} e^{A_{i}s} ds B_{i}$$

$$\Gamma_{1,i} = \int_{h_{i}-\tau_{i}'}^{h_{i}} e^{A_{i}s} ds B_{i}$$
(2.4)

and $\hat{D}_i[k]$ is the discrete equivalent disturbance given by

$$\hat{D}_{i}[k] = \sum_{j=1}^{N_{D}} M_{D,j} e^{A_{i}h_{i}\left(k_{D,j}+1-\frac{t_{D,j}}{h_{i}}\right)} \delta[k-k_{D,j}].$$
(2.5)

In the above equation, δ is a unit impulse function, N_D is the number of impulse disturbances that occur, M_D is the magnitude of the impulse disturbance, t_D is time it occurs and k_D is the corresponding sample in which it occurs and is given by $k_D = \lfloor \frac{t_D}{h_i} \rfloor$.

With the plant model as in (2.3), the goal of the control application is to choose $u_i[k]$ so that regulation is achieved in a stable manner, i.e., choose $u_i[k]$ so that $x_i[k]$ tends to zero. In addition, each application C_i must achieve the regulation within a specified desired response time or *deadline* ξ_i^d .

2.2 Distributed Implementation

Each control application C_i uses two ECUs and is divided into three tasks as shown in Figure 2-1: a sensor task $T_{s,i}$ measures the plant states x_i , a control task $T_{c,i}$ computes the control input u_i , and an actuator task $T_{a,i}$ applies the control input u_i to the actuator. The tasks $T_{s,i}$ and $T_{c,i}$ are mapped to one ECU which is attached to the corresponding sensors and the task $T_{a,i}$ is mapped to a second ECU which is attached to the corresponding actuators. Additionally, the control input u_i is sent from task $T_{c,i}$ on one ECU to task $T_{a,i}$ on the other ECU over a hybrid communication bus. Since the tasks $T_{s,i}$ and $T_{c,i}$ are mapped to the same ECU, they do not need to communicate over the bus.




Figure 2-1: Distributed cyber-physical architecture

2.2.1 Task Triggering

The tasks $T_{s,i}$ and $T_{a,i}$ that belong to a particular control application are triggered periodically with the sampling period h_i . Task $T_{c,i}$ is triggered after the execution of task $T_{s,i}$ is finished. Therefore, each periodic triggering generates one control input u_i which is then transmitted over the communication bus and received by task $T_{a,i}$.

2.2.2 Hybrid Communication Bus Protocol

The communication bus follows FlexRay specification [1] where the communication bandwidth is divided into communication cycles of equal and predefined length. Each communication cycle on the bus is further divided into a time-triggered (or static) and an event-triggered (or dynamic) segment as shown in Figure 2-2.




Figure 2-2: Hybrid communication protocol

The static segment follows time division multiple access (TDMA) scheduling policy where the entire segment is divided into multiple *slots* with predefined size or length. Each control application C_i is assigned a static segment slot to transmit its control inputs and they are only allowed to be transmitted during the assigned slot. If the generation of the control input u_i is synchronized with the starting time of its slot, the control input can immediately get transmitted. In the dynamic segment, scheduling is priority-based. Every control application C_i is assigned a priority. The control application with the highest priority gets to transmit its control input first while the lower priority control applications wait to transmit their control inputs.

Every controller task $T_{c,i}$ can send control input u_i to task $T_{a,i}$ over either the static or the dynamic segment of the bus. The transmission rate in FlexRay is 10 Mbit/s. As a result, the transmission times of control inputs over the bus are generally in the order of μ s and therefore negligible compared to the sampling periods h_i of common control applications which are in the order of ms. The execution times of tasks $T_{s,i}$, $T_{c,i}$ and $T_{a,i}$ are on the order of a few μ s and therefore also negligible compared to the sampling period h_i .

Static Segment Attributes

The triggering of tasks $T_{s,i}$ and $T_{a,i}$ are synchronized with a given slot on the static segment of the bus. It is assumed (which is common in real applications) that the slot length on the static segment has been chosen such that every possible control input fits entirely into one slot. The transmission of control inputs u_i , therefore, experience zero (or negligible) delay when being transmitted over the static or time-triggered (TT) segment.

Dynamic Segment Attributes

On the dynamic or event-triggered (ET) segment, the sending of control inputs may experience a maximum communication delay τ_i . This is due to a possible contention among control applications with different priorities trying to send their control inputs. The maximum delay the sending of control inputs experience can be computed by the traditional worst-case response time analysis. We assume that the priority assigned to every control application C_i for the dynamic segment is such that $0 < \tau_i \leq h_i$ holds for that C_i . This implies that

$$au_{1,i} = 0$$
(2.6)

 $au_{2,i} = 1$

in equation (2.3).

2.3 Performance Requirements

We consider n control applications C_i $(i \in \{1, 2..., n\})$ with sampling period h_i that run on a distributed automotive architecture as in Figure 2-1. As already mentioned, the objective of each control application is to achieve the system states $x_i[k] \to 0$. In this context, a *disturbance* D_i in (2.1) moves $x_i[k]$ away from zero. Based on the error tolerance of the system, a value E_{th} is chosen by the designer such that the norm of the system states $\sqrt{x_i^T[k]x_i[k]} \leq E_{\text{th}}$ is tolerable and referred to as *steady-state*. Denoting the norm of the vector $x_i[k]$ as $||x_i[k]||$ where

$$\|x_i[k]\|:=\sqrt{x_i^T[k]x_i[k]}$$

when a disturbance arrives, the state norm moves away from zero resulting in $||x_i[k]|| > E_{\text{th}}$. In that case, the performance requirement of each control application is to bring the state norm down to E_{th} , i.e., $||x_i[k]|| \leq E_{\text{th}}$ or steady-state, within a desired response time of ξ_i^d from when the disturbance occurs.

2.4 Resource Constraints

We assume that there are m TT slots S_j $(j \in \{1, 2..., m\})$ and m < n. That is, the number of available TT slots is less than the number of control applications. Therefore, each control application C_i cannot be assigned a dedicated TT slot for transmitting their computed control inputs u_i .

2.5 Design Challenges

As mentioned before, the control input u_i can either be transmitted via TT slots or the priority-based ET segment. Given this, there are two design possibilities to consider: (D1) Fully synchronized time-triggered implementation and communication via TT slots. With zero communication delay, such an implementation leads to fast response times ξ_i^{TT} that meet the performance requirements since $\xi_i^{TT} < \xi_i^d$ as shown in Figure 2-3. In this design, a dedicated TT slot is necessary for each control application. Therefore, n TT slots would be needed for such an implementation. (D2) Fully event-triggered implementation and communication via ET segment. In this case, the delay τ_i between sensor to actuator causes a significant deterioration in response times, where ξ_i^{ET} are the response times, since $\xi_i^{ET} > \xi_i^d$. Clearly, the design option (D1) is not implementable with the given resource constraints of having less than nTT slots and design option (D2) does not satisfy the performance requirements of




Figure 2-3: Relation among various response times

having response times within ξ_i^d . Another design option is therefore proposed in the following section to meet all the given constraints.

2.6 Basic Switching Scheme

The overall goal is to meet the performance requirements (by making sure $\xi_i < \xi_i^d$ for $i \in \{1, 2 \dots n\}$ in presence of resource constraints (using m TT slots with m < n). To achieve this, a basic switching scheme, shown in Figure 2-4, is proposed where TT slots are used to transmit control input whenever $||x_i[k]|| > E_{\text{th}}$ (i.e., a disturbance arrives), but not otherwise (i.e., during steady-state). This switching scheme allows one to economize the number of TT slots (which is necessary as m < n). Therefore, more than one control application C_i are assigned to a particular TT slot S_j for $j \in \{1, 2... m\}$. The control applications, that are *sharing* the same TT slot, send their control inputs u_i via the TT slot only in the case of a disturbance. When multiple such control applications (sharing the same TT slot) experience disturbances simultaneously, only the one with the highest priority can use the TT slot for message communication while all the rest with lower priorities must use ET communication and wait until the shared TT slot becomes available. In this setting, a lower priority control application has to wait t_{wait} time using ET communication to reject the current disturbance while their TT slot is not available. Once the TT slot is available to such an application, it takes another $t_{dw,i}$ or dwell time, with TT communication to fully reject the disturbance. The response time of such lower priority control application is then

$$\xi_i = t_{dw,i} + t_{wait,i}.\tag{2.7}$$

We need to achieve

$$t_{dw,i} + t_{wait,i} \le \xi_i^a$$

for each control application C_i to meet our performance requirements. Evidently, the relation between $t_{wait,i}$ and $t_{dw,i}$ highly depends on the system dynamics and plays an important role in this scheme. An accurate and non-monotonic behavior of the system dynamics is exploited to determine which control applications are scheduled on each TT slot so that they meet their performance requirements and is shown in Chapter 4. This is unlike the previous efforts in this direction [16, 17] where a simplified/approximated system model was considered.




Figure 2-4: Basic switching scheme between time- and event-triggered communication depending on the system states.

2.7 Controller Design

The design of the controller is focused on one that switches between two cases, where in the first case the control input is sent through the TT segment and in the second case, the control input is sent through the ET segment. The discussions in the previous sections lead to the following control application models for transmitting using each respective segment in the communication cycle.

2.7.1 TT Controller Design

In the TT segment, the underlying discrete-time model experiences zero delay (i.e., $\tau_i = 0$), and hence is of the form

$$x_i[k+1] = \Phi_i x_i[k] + \Gamma_{0,i} u_i[k] + D_i[k]$$
(2.8)

where

$$\Phi_i = e^{A_i h_i}$$

$$\Gamma_{0,i} = \int_0^{h_i} e^{A_i s} ds B_i.$$
(2.9)

This can be seen directly from (2.3) where $\tau'_i = 0$, which follows from $\tau_i = 0$ in (2.2). The control input u_i to be sent over the TT segment is then designed using this model of the plant.

2.7.2 ET Controller Design

In the ET segment, the underlying discrete-time model has a delay τ_i . Since we assume, as mentioned in Section 2.2.2, that $\tau_i \leq h_i^{-1}$, equation (2.6) follows, and

¹It should be noted that if $\tau_i > h_i$, the inputs in (2.10) are altered as $u[k - \tau_{1,i}]$ and $u[k - \tau_{1,i} - 1]$ with $\tau_{1,i} \neq 0$. The control strategy that is discussed in the following section can be suitably altered to accommodate the resulting dynamics.

therefore equation (2.3) reduces to the form

$$x_i[k+1] = \Phi_i x_i[k] + \Gamma_0 u_i[k] + \Gamma_1 u_i[k-1] + \hat{D}_i[k]$$
(2.10)

where Φ_i and $\Gamma_{0,i}$ and $\Gamma_{1,i}$ are discrete-time equivalent system matrices and are given by

$$\Phi_{i} = e^{A_{i}h_{i}}$$

$$\Gamma_{0,i} = \int_{0}^{h_{i} - \tau_{i}'} e^{A_{i}s} ds B_{i}$$

$$\Gamma_{1,i} = \int_{h_{i} - \tau_{i}'}^{h_{i}} e^{A_{i}s} ds B_{i}$$
(2.11)

Equations (2.10) and (2.11) can be compactly represented in state-space form as

$$X_i[k+1] = \begin{bmatrix} \Phi_i & \Gamma_{1,i} \\ 0 & 0 \end{bmatrix} X_i[k] + \begin{bmatrix} \Gamma_{0,i} \\ I \end{bmatrix} u_i[k] + \begin{bmatrix} I \\ 0 \end{bmatrix} \hat{D}_i[k]$$
(2.12)

where $X_i[k] = \begin{bmatrix} x_i[k]^T & u_i[k-1]^T \end{bmatrix}^T$. In (2.8) and (2.12), the discrete equivalent disturbance $\hat{D}(k)$ is given by (2.5). The control input u_i to be sent over the ET segment is then designed using this plant model that takes into account the communication delay τ_i that may be experienced in transmission.

2.7.3 Control Strategy

The plant models for the ET and TT segments can be controlled using a variety of control strategies including state feedback and model predictive control (MPC). For example, one can use state feedback control of the form

$$u[k] = Gx[k] \tag{2.13}$$

where G is chosen using optimal control principles [8] or an extended state feedback with Linear Matrix Inequalities (LMI) methods [2] of the form

$$u[k] = KX[k]. \tag{2.14}$$

Using whichever control strategy desired, the controller is designed in particular for use in the TT and ET segments, respectively. The resulting control sequences u_i are then the control input into the plants to obtain the closed-loop responses. It is noted that because of the delay present in the ET segment, the response time of the system in the TT segment, ξ_i^{TT} is significantly less than ξ_i^{ET} , the response time of the system in the ET segment.

Chapter 3

Non-Monotonic System Behavior

In order to schedule *n* control applications C_i $(i \in \{1, 2...n\})$ onto *m* TT slots S_j $(j \in \{1, 2...m\})$ where m < n such that each control application meets their desired response time or deadline ξ_i^d , the relation between dwell time $t_{dw,i}$ and wait time $t_{wait,i}$ must be known. This relation is dependent on the behavior of the system dynamics and is described in this chapter. Particularly, a non-monotonic system behavior is looked at closely as this has a significant impact on the $t_{dw,i}$ and $t_{wait,i}$ relation.

3.1 Impact of Non-Monotonic System Behavior

For illustration, consider the cases $\xi_i = t_{wait,i} + t_{dw,i}$ and $\xi_j = t_{wait,j} + t_{dw,j}$. When the system behaves in a monotonic manner,

$$t_{wait,i} > t_{wait,j} \Rightarrow t_{dw,i} < t_{dw,j}.$$

However, in reality, the system behavior often has non-monotonic phase, i.e.,

$$t_{wait,i} > t_{wait,j} \Rightarrow t_{dw,i} > t_{dw,j}.$$

Figure 3-1 shows a typical non-monotonic response (parameters will be explained in the later sections). In this figure, the non-monotonic behavior is shown between




Figure 3-1: Relation between $t_{dw,i}$ and $t_{wait,i}$

 $t_{wait,i} = 0$ to $t_{p,i}$ and the system behavior becomes monotonic with $t_{wait,i} > t_{p,i}$.

In general, for an arbitrary initial condition (i.e., x(t) at t = 0 in (2.1) or x(0)) of the plant, it is quite possible for the system states, even with a well-designed controller, to decay to their steady-state value in a non-monotonic manner. For illustration, we consider a second order system with two states $x_1(t)$ and $x_2(t)$. Figure 3-2 shows non-monotonic behavior with $x_1(0) = -1$ and $x_2(0) = 5$ while the same system behaves monotonically with $x_1(0) = -1$ and $x_2(0) = -1$ as shown in Figure 3-3. It is noticeable from Figure 3-2 that both $x_1(t)$ and $x_2(t)$ initially increase before they delay to their steady state values. This particular nature in state response results in non-monotonicity in system behavior as shown in Figure 3-1 between $t_{wait,i} = 0$ to $t_{wait,i} = t_{p,i}$. On the other hand, Figure 3-3 shows that the states $x_1(t)$ and $x_2(t)$ increase monotonically and the resulting system behavior is shown in Figure 3-1 with $t_{wait,i} > t_{p,i}$. Hence, this property is dependent on the initial condition x(0), as shown in Figure 3-2 and 3-3.




Figure 3-2: Non-monotonicity with $x_1(0) = -1$ and $x_2(0) = 5$.




Figure 3-3: Monotonicity with $x_1(0) = -1$ and $x_2(0) = -1$

3.2 Analytical Description of Non-Monotonicity

The focus of these discussions is the manner in which the state x of the system

$$x[k+1] = Ax[k] \tag{3.1}$$

evolves as k increases, given that the system (3.1) is stable. Stability of (3.1) implies that [18] a symmetric positive-definite matrix P exists such that it solves the matrix equation

$$A^T P A - P = -I \tag{3.2}$$

where I is an identity matrix. This is because the positive definite function V(x[k]) defined as in (3.3) has the property that

$$V(x[k+1]) - V(x[k]) = x^{T}[k](A^{T}PA - P)x[k]$$
$$= -||x[k]||^{2} < 0.$$

This does not imply, however, that ||x[k]|| will decrease to zero in a monotonic manner. Non-monotonicity occurs if there is any instant k_0 where

$$||x[k_0 + 1]|| > ||x[k_0]||.$$

This can only occur if in some regions of the state-space, the norm of the state x increases and in other regions it decreases. This behavior is found in the class of systems where the matrix A in (3.1) is indefinite. That is, given a stable system as in (3.1), non-monotonicity occurs if A is *indefinite*.

The following are theorems from [22] that define and provide necessary and sufficient conditions for an indefinite A.

Let m and n be nonzero vectors such that m'Am > 0 and n'An < 0.

Theorem 3.2.1. A is indefinite if and only if the magnitude of the state vector increases with time for x = m and decreases with time for x = n.

A necessary and sufficient condition for A to be indefinite:

Theorem 3.2.2. Let A be a real matrix. Then A is indefinite if and only if $A + A^T$ is indefinite.

Another necessary and sufficient condition for A to be indefinite:

Theorem 3.2.3. In order that a real matrix A be indefinite, it is necessary and sufficient that at least one of the following two conditions is met:

- 1. There exists a negative principle minor of $A + A^T$ of even order.
- 2. Not all principle minors of $A + A^T$ of odd order have the same algebraic sign.

There are many different classes of matrices that will produce a non-monotonic behavior of the system, but the following is an important, general, class of matrices that are indefinite:

Theorem 3.2.4. If A is in phase-variable form then A is indefinite whenever either of the following conditions are met:

- 1. A is a 2×2 matrix of nonunity determinant,
- 2. A is an $n \times n$ matrix where n > 2.

3.2.1 Remark About Performance Measure

Instead of using $||x_i[k]||$ as specified in Section 2.3, one can use a more general positive definite function of the system states x_i in the form of

$$V(x_i) = x_i^T P x_i \tag{3.3}$$

where P is a symmetric positive definite matrix. If $V(x_i)$ is small, one can then infer that x_i is proportionately small with the proportionality constant determined by the eigenvalues of P. Thus, the performance measure that is monitored to switch between the static segment and the dynamic segment can also be a positive definite function $V(x_i[k])$ defined as in (3.3). In the case, the matrix P is chosen such that it coincides with the solution of (3.2), then it follows that $V(x_i)$ will always be monotonic. If on the other hand, the norm $||x_i[k]||$ is used as a performance measure, then it can, as outlined above, lead to a non-monotonic response for a general dynamic system (3.1). The advantage of choosing V, which is essentially a weighted norm of x_i , is the underlying monotonicity. The disadvantage is that its computation requires the determination of P which in turn, by virtue of (3.2), is dependent on the system model. The use of $||x_i[k]||$ avoids direct dependence on the system model, but suffers from a possible non-monotonic response which is the focus on this work.

3.3 Examples of Non-Monotonic Systems




Figure 3-4: Example of non-monotonic behavior in third-order system

Consider the system in (3.1) where A is given as

$$A = \begin{bmatrix} -1.30 & -0.12 & 0.90 \\ -0.62 & -0.25 & 0.50 \\ -0.75 & -0.06 & 0.40 \end{bmatrix}.$$

The eigenvalues of this system are -0.7576, -0.1829 and -0.2095. Since they are all less than zero, this system is stable. Using Theorem 3.2.3, it can be determined whether A is indefinite and therefore whether non-monotonicity occurs in this system.

$$A + A^{T} = \begin{bmatrix} -2.60 & -0.74 & 0.15 \\ -0.74 & -0.50 & 0.44 \\ 0.15 & 0.44 & 0.80 \end{bmatrix}$$

The principal minors of $A + A^T$ of even order are 0.7524 and -0.5936. Since at least one of these is negative, condition 1 of Theorem 3.2.3 is satisfied and A is indefinite. Therefore, this system, although stable, has non-monotonic behavior. This system is simulated and the non-monotonic behavior can be seen for an initial condition $x_0 = \begin{bmatrix} 1 & 0 & 0 \end{bmatrix}^T$ in Figure 3-4.

As another example, consider the system in (3.1) where A is in phase-variable form. The general form of A and $A + A^T$ are

$$A = \begin{bmatrix} 0 & 1 \\ a & b \end{bmatrix}$$
$$A + A^{T} = \begin{bmatrix} 0 & 1 + a \\ 1 + a & 2b \end{bmatrix}$$

The principle minor of $A + A^T$ of even order is $-(1 + a)^2$. This is always negative if $a \neq -1$ so condition 1 of Theorem 3.2.3 is satisfied and A is indefinite if $a \neq -1$. Therefore, this system has non-monotonic behavior if $a \neq -1$. Since the determinant of A is -a, this also proves Theorem 3.2.4, condition 1.

3.4 Relation Between Dwell and Wait Times

Given that closed-loop system responses can have the above non-monotonic response, its effect on the total response time is examined when switching the transmission of control inputs between TT and ET segments. An accurate determination of this




Figure 3-5: TT for different initial conditions from ET

effect will in turn affect the scheduling of control applications C_i to TT slots S_j in the schedulability analysis, discussed in Chapter 4.

Consider a second-order model for a control application as (2.1) where $x_i(t)$ is given as $\begin{bmatrix} x_1(t) & x_2(t) \end{bmatrix}^T$. In Figure 3-5, the set of state trajectories x_1 and x_2 of the corresponding closed-loop systems in the ET and TT segments are shown. We assume that the disturbance is such that the state starts at the point (-1,0) in the phase-space. The red curve represents the trajectory of the ET closed-loop system that starts at this point. Following this trajectory, the system is brought back to stability at (0,0). The blue curves represent the trajectories of the TT closed-loop system at different initial conditions of the ET-trajectory. Depending on at what point in the trajectory of the ET system does the switch to TT, the TT system takes a different (blue) path to return to the origin.

In the case of a non-monotonic closed-loop response of the ET and TT systems as in the above example, the dwell time $t_{dw,i}$ initially increases as the amount of wait time increases since the TT closed-loop system receives worse initial conditions resulting in longer trajectories to stability. After this initial increase and as the wait time continues to increase, $t_{dw,i}$ then decreases with $t_{wait,i}$ when better initial conditions are received resulting in shorter, monotonic trajectories that converge to zero. The maximum value $t_{dw,i}$ reaches before then decreasing is called the maximum response time ξ_i^m and occurs after $t_{p,i}$ time, or the time to peak, of wait time $t_{wait,i}$. This relationship between the dwell time and wait time can be depicted in Figure 3-1 using two piecewise linear curves. From this relation, the dwell time t_{dw} can be written as a piecewise function of the wait time t_{wait} .

$$t_{dw,i} = \begin{cases} \xi_i^{TT} + \alpha_i t_{wait,i} & t_{wait,i} < t_{p,i} \\ \beta_i \xi_i^{ET} - \beta_i t_{wait,i} & t_{wait,i} > t_{p,i} \end{cases}$$
(3.4)

where

$$\alpha_i = \frac{\xi_i^m - \xi_i^{TT}}{t_{p,i}} -\beta_i = \frac{\xi_i^m}{\xi_i^{ET} - t_p, i}$$

$$(3.5)$$

As stated earlier, since the response time of the system in the TT segment is significantly less than the response time of the system in the ET segment, $\beta_i < 1$. The total response time ξ_i is then

$$\xi_i = t_{wait,i} + t_{dw,i} \tag{3.6}$$

$$\xi_{i} = \begin{cases} t_{wait,i} + \xi_{i}^{TT} + \alpha_{i} t_{wait,i} & t_{wait,i} < t_{p,i} \\ t_{wait,i} + \beta_{i} \xi_{i}^{ET} - \beta_{i} t_{wait,i} & t_{wait,i} > t_{p,i} \end{cases}$$
(3.7)

$$\xi_{i} = \begin{cases} \xi_{i}^{TT} + (1 + \alpha_{i})t_{wait,i} & t_{wait,i} < t_{p,i} \\ \beta_{i}\xi_{i}^{ET} + (1 - \beta_{i})t_{wait,i} & t_{wait,i} > t_{p,i} \end{cases}$$
(3.8)

This model is general for both non-monotonic and monotonic closed-loop responses. For a monotonic closed-loop response, the time to peak t_p would be zero and the maximum response time $\xi_i^m = \xi_i^{TT}$. While this linear fit provides a good approximation of the actual relationship between dwell time and wait time, a good upper bound approximation, or monotonic approximation (MA), could be to extend the negative slope part of the curve, shown as a dashed line in Figure 3-1. This monotonic approximation will result in a more conservative scheduability analysis since in the region with the positive slope, the extension will predict a higher $t_{dw,i}$ than what it actually is and higher dwell times result in the use of more static slots.

Chapter 4

Schedulability Analysis

In this chapter, the scheduling of control applications C_i to TT slots S_j is described. It is shown that the non-monotonic system behavior described in the previous chapter affects this scheduling analysis. Inclusion of this effect into the analysis yields a more accurate and less conservative result than has been done previously.

4.1 Assumptions for Schedulability

The overall goal is to assign n control applications to m shared TT slots (with m < n) such that $\xi_i < \xi_i^d$ for $i \in \{1, 2...n\}$, i.e., the performance requirements are met.

4.1.1 Task-to-Slot Mapping

In order to meet the overall goal, there are two possible mappings from the tasks, i.e., the control applications C_i , to the TT slots S_j for $j \in \{1, 2...m\}$. Consider, for example, three control applications C_1 , C_2 , C_3 and two slots S_1 , S_2 . One option is *partitioned scheduling*: C_1 and C_2 are assigned to S_1 and C_3 to S_2 . With this scheduling, if C_1 and C_2 experience disturbances at the same time and S_2 is free, C_1 or C_2 cannot use S_2 . The task-to-slot mapping is fixed in this option. The other option is global scheduling: C_1 , C_2 , C_3 can all use S_1 , S_2 based on their necessity. For this schedulability analysis, a partitioned scheme is used as shown in Figure 4-1. That is, each control application is assigned to a single TT slot such that it always uses the same slot when transmitting over the static segment. Each slot then contains one or more control applications C_i that request its access to transmit control input for $t_{dw,i}$ time after the occurrence of a disturbance. The slot must provide this amount of service to these applications within their desired response time ξ_i^d from when the disturbance occurs. From the schedulability perspective, the desired response time ξ_i^d of each control application then acts as a *deadline*.




Figure 4-1: Example of partitioned scheduling on the static segment

4.1.2 Occurrence of Disturbances

For the schedulability analysis, the pattern of when the disturbances occur for each controller is assumed to be *sporadic* with a minimum inter-arrival time r_i , where $\xi_i^d \leq r_i$ for every C_i . Under this assumption, each control application should have enough time to reject a disturbance before another one occurs. The sources of the disturbances are also assumed to be independent of each other so that one disturbance will not cause another one to occur. The *worst-case disturbance pattern* is therefore when disturbances occur simultaneously with their respective minimum inter-arrival times r_i for all control applications C_i in one slot.

4.1.3 Schedule Within a Slot

The schedule between the control applications sharing a single TT slot is designed to be priority based. Every control application C_i is assigned a priority according to their deadline ξ_i^d . The shorter the deadline of a C_i , the higher priority it has in the shared slot. Therefore when multiple control applications C_i simultaneously request access to a shared slot to transmit control input, the control application with the highest priority is granted access to the slot. The other control applications must then wait until the higher-priority control application finishes using the TT slot. While they wait, these control applications will use their respective ET slots to transmit control input.

Since a control application switches from ET to TT only once in the process of a particular disturbance rejection, it blocks the TT slot for $t_{dw,i}$ time once it gets access to it. It will block the slot regardless of whether a higher-priority application requests access within the $t_{dw,i}$ time. In other words, the sending of control input over the static segment is non-preemptive. Therefore, if the slot is being used by one control application, another application C_i will have to wait for access to the slot regardless of its priority. This increases the wait time $t_{wait,i}$ of the blocked C_i which affects its dwell time t_{dw} as discussed earlier. Also, because $\beta_i > 1$, the increase in wait time also increases the total response time ξ_i . The schedulability of a control application C_i on a shared slot is then guaranteed if for every possible wait time $t_{wait,i}$, $\xi_i \leq \xi_i^d$.

4.2 Worst-Case Response Time

In order to determine the schedulability of C_i to a particular TT slot, the maximum possible wait time, $\hat{t}_{wait,i}$, that leads to the worst-case response time, $\hat{\xi}_i$, must be found. It is assumed that all higher-priority applications C_j interfering with C_i require their maximum possible dwell time on the slot, ξ_j^m . This assumption leads to a conservative schedulability analysis since dwell time of the higher-priority application can be less depending on the blocking time suffered by C_j . Using this assumption, the worst-case response time for control application C_i occurs when it needs to use the TT slot at the same time as all the higher-priority applications C_j and it also suffers blocking time due to a lower-priority application since the sending of messages is non-preemptive. This worst-case can occur when a lower-priority is using the slot and all higher-priority applications C_j and C_i have disturbances occur simultaneously.

To find the worst-case response time of a task under a fixed-priority non-preemptive scheduling, the response times of all jobs of that task must be computed within its maximum busy period. The task here is given by a control application C_i sending its control input over the shared static slot. The maximum busy period $t_{max,i}$ of C_i is then the longest time which the slot is constantly being used by higher-priority control applications and by C_i . It is assumed that $t_{max,i} \leq r_i$ for all C_i so there is only one transmission of messages of C_i over the TT segment within its busy period $t_{max,i}$. Using this assumption, only the response time ξ_i of the sole job of C_i within $t_{max,i}$ needs to be computed to obtain the worst-case response time $\hat{\xi}_i$. This can be done using (3.8) and the maximum possible wait time $\hat{t}_{wait,i}$ described above to yield the following iterative equation for ξ_i .

$$\xi_{i} = \begin{cases} \xi_{i}^{TT} + (1 + \alpha_{i})b_{i} + (1 + \alpha_{i})\sum_{j=1}^{i-1} \left\lceil \frac{\xi_{i}}{r_{j}} \right\rceil \xi_{j}^{m} & \text{Case 1} \\ \beta_{i}\xi_{i}^{ET} + (1 - \beta_{i})b_{i} + (1 - \beta_{i})\sum_{j=1}^{i-1} \left\lceil \frac{\xi_{i}}{r_{j}} \right\rceil \xi_{j}^{m} & \text{Case 2} \end{cases}$$
(4.1)

Cases 1 and 2 are defined depending on the value of ξ_i , as

Case 1:
$$b_i + \sum_{j=1}^{i-1} \left\lceil \frac{\xi_i}{r_j} \right\rceil \xi_j^m < t_{p,i}$$

Case 2: $b_i + \sum_{j=1}^{i-1} \left\lceil \frac{\xi_i}{r_j} \right\rceil \xi_j^m > t_{p,i}$

where $b_i = \max_{k=i+1}^n (\xi_k^m)$ is the maximum possible blocking time due to lower-priority applications suffered by C_i and n is the number of control applications. For the rest of the paper, it is assumed that applications are sorted in order of decreasing priority so that C_j has a higher priority than C_i and C_i has a higher priority than C_k for $1 \leq j < i < k \leq n.$ Equation (4.1) can be solved iteratively starting from

$$\xi_{i} = \begin{cases} \xi_{i}^{TT} + (1 + \alpha_{i})b_{i} & b_{i} < t_{p,i} \\ \beta_{i}\xi_{i}^{ET} + (1 - \beta_{i})b_{i} & b_{i} > t_{p,i} \end{cases}$$
(4.2)

and proceeding until either (a) ξ_i becomes greater than ξ_i^d or (b) converges to a value $\hat{\xi}_i$. If ξ_i is greater than ξ_i^d , then it implies that C_i is not schedulable on the shared slot. If it converges, then C_i can meet its deadline and is schedulable on the slot.

For either case (a) or case (b) to occur, it is necessary that the implicit equations in (4.1) have a solution. In what follows, we discuss the analytical framework that ensures the existence of such a solution.

4.2.1 Convergence to Fixed Point

We note that equation (4.1) essentially is a difference equation. Its solutions converging to a fixed value implies that (4.1) has a fixed point. Expressing both cases 1 and 2 of (4.1) as

$$\xi_i(k+1) = f_p(\xi_i(k))$$
(4.3)

where

$$f_p(\xi_i(k)) = a_p + c_p \sum_{j=1}^{i-1} \left\lceil \frac{\xi_i(k)}{r_j} \right\rceil \xi_j^m$$
$$a_1 = \xi_i^{TT} + (1 + \alpha_i)b_i, \quad a_2 = \beta_i \xi_i^{ET} + (1 - \beta_i)b_i$$
$$c_1 = 1 + \alpha_i, \qquad c_2 = 1 - \beta_i$$

we state conditions below in Theorem 4.2.1 under which (4.3) has a fixed point $\hat{\xi}_i$ to which all solutions converge.

Theorem 4.2.1. Consider the nonlinear difference equation

$$\xi_i(k+1) = f(\xi_i(k))$$

$$f(\xi_i(k)) = a + c \sum_{j=1}^{i-1} \left\lceil \frac{\xi_i(k)}{r_j} \right\rceil \xi_j^m$$

$$(4.4)$$

and let m be defined as

$$m = c \sum_{j=1}^{i-1} \frac{\xi_j^m}{r_j}.$$

If a > 0 and m < 1, then all solutions of (4.4)

- 1. have a fixed point $\hat{\xi_i}$, and
- 2. converge to $\hat{\xi}_i$.

Proof. The right hand side of (4.4) can be bounded with linear upper and lower bounds using the following property of the ceiling function:

$$x \le \lceil x \rceil < x + 1 \tag{4.5}$$

Linear combinations of $\lceil x \rceil$ are used to get lower and upper bounds of $f(\xi_i(k))$ as

$$a + c \sum_{j=1}^{i-1} \frac{\xi_j^m}{r_j} \xi_i(k) \le f(\xi_i(k)) < a + c \sum_{j=1}^{i-1} \frac{\xi_j^m}{r_j} \xi_i(k) + c \sum_{j=1}^{i-1} \xi_j^m.$$

The above inequality can be simplified as

$$L(\xi_i(k)) \le f(\xi_i(k)) < L(\xi_i(k)) + c \sum_{j=1}^{i-1} \xi_j^m$$

where

$$L(\xi_i(k)) = a + m\xi_i(k)$$
$$m = c \sum_{j=1}^{i-1} \frac{\xi_j^m}{r_j}.$$

By definition, the fixed point $\hat{\xi}_i$ has the property

$$\xi_i(k) = \hat{\xi}_i \implies \xi_i(k+1) = \hat{\xi}_i.$$

That is, $\hat{\xi}_i$ lies on the line

$$\xi_i(k+1) = \xi_i(k).$$

It follows that $f(\xi_i(k)) = \hat{\xi}_i$ has a solution if $L(\xi_i(k)) = \hat{\xi}_i$ has a solution. The latter holds if a > 0 and m < 1, which proves the first part of Theorem 4.2.1.

To prove that $\xi_i(k)$ will converge to $\hat{\xi}_i$ for all initial conditions, we consider the Lyapunov function candidate

$$V(\xi_i(k)) = (\xi_i(k) - \hat{\xi}_i)^2.$$

If the fixed point $\hat{\xi}_i$ is stable, then the following inequality must be satisfied:

$$V(\xi_i(k+1)) - V(\xi_i(k)) < 0$$
(4.6)

Substituting the Lyapunov function candidate into (4.6), we obtain that

$$V(\xi_i(k+1)) - V(\xi_i(k)) = (\xi_i(k+1) - \hat{\xi}_i)^2 - (\xi_i(k) - \hat{\xi}_i)^2$$
$$= (2\hat{\xi}_i - \xi_i(k) - \xi_i(k+1))(\xi_i(k) - \xi_i(k+1)).$$

In what follows, we show that V(k) is a Lyapunov function by showing that (1) $2\hat{\xi}_i - \xi_i(k) - \xi_i(k+1) \ge 0$ and (2) $\xi_i(k) - \xi_i(k+1) < 0$.

(1) Let $\xi_i(k)$ be such that $\xi_i(k) < \hat{\xi}_i$. Another property of the ceiling function is

$$x_1 < x_2 \to \lceil x_1 \rceil \le \lceil x_2 \rceil. \tag{4.7}$$

Since $\xi_i(k) < \hat{\xi}_i$, inequality (4.7) implies that

$$f(\xi_i(k)) \le f(\hat{\xi}_i). \tag{4.8}$$

Since $\hat{\xi}_i$ is a fixed point,

$$f(\hat{\xi}_i) = \hat{\xi}_i,$$

and with equation (4.4) therefore implies that (4.8) can be rewritten as

$$\xi_i(k+1) \le \xi_i.$$

Then again since $\xi_i(k) < \hat{\xi}_i$, it follows that

$$(\hat{\xi}_i - \xi_i(k)) + (\hat{\xi}_i - \xi_i(k+1)) > 0$$

(2) Given $\xi_i(0) = 0$, prove $\xi_i(k) < \xi_i(k+1)$ by induction. Base Case:

$$\xi_i(0) < \xi_i(1)$$

 $0 < a + c \sum_{j=1}^{i-1} \left[\frac{\xi_i(0)}{r_j} \right] \xi_j^m = a$

a > 0 so the base case holds.

Inductive Step: If $\xi_i(k) < \xi_i(k+1)$ holds, then $\xi_i(k+1) < \xi_i(k+2)$ holds. Assume $\xi_i(k) < \xi_i(k+1)$ holds, then using

$$\xi_1 < \xi_2 \to f(\xi_1) \le f(\xi_2)$$

from before gives,

$$f(\xi_i(k)) \le f(\xi_i(k+1))$$

Then from (4.4), it follows that

$$\xi_i(k+1) \le \xi_i(k+2)$$

Since both the basis and inductive step have been proved, then by induction $\xi_i(k) < \xi_i(k+1)$ for all k.

It further implies that (4.6) is satisfied and hence the fixed point $\hat{\xi}_i$ is stable. \Box

A direct application of Theorem 4.2.1 to equation (4.3) implies that in cases 1 and 2 of (4.1), ξ_i converges to a fixed point $\hat{\xi}_i$ if $a_p > 0$ and $m_p < 1$ for $p \in \{1, 2\}$. Algorithm 4.1 Scheduling parameters algorithm

Require: Plant parameters A and B, delay d, sampling period h, and time t {Form equivalent discrete model for ET}

```
1: \dot{Phi} = \exp(A^*h)
```

```
2: Gamma_1 = expm(A*(h-d))*integrate(expm(A*s)*B,'s',0,d)
```

```
3: Gamma_0 = integrate(expm(A*s)*B,'s',0,h-d)
```

- 4: $AdET = [Phi Gamma_1 ; zeros(1,2) 0]$
- 5: $BdET = [Gamma_0; 1]$
- 6: Compute control input u
- 7: Form closed-loop $A_{cl,ET}$
- 8: Define initial conditions x0ET for ET system
- 9: $xET = simulate(A_{cl,ET},t,x0ET)$
- 10: for i = 1 to length(xET) do
- 11: $\operatorname{xnormET}(i) = \operatorname{norm}(\operatorname{xET}(i,1:2),2)$
- 12: end for

{Set initial conditions for TT controller as ET trajectory}

13: x0TT = xET(:,1:2)

```
{Form equivalent discrete model for TT}
```

```
14: AdTT = Phi
```

```
15: BdTT = integrate(expm(A*s)*B,'s',0,h)
```

- 16: Compute control input u
- 17: Form closed-loop $A_{cl,TT}$

{Compute norms for TT time responses using ET trajectory as initial conditions for TT controller}

18: for i = 1 to length(x0TT) do

```
19: xTT = simulate(A_{cl,TT},t,x0TT(i,:))
```

```
20: for j = 1 to length(xTT) do
```

```
21: \operatorname{xnorm}TT(j) = \operatorname{norm}(xTT(j,:),2)
```

```
22: end for
```

```
23: SettTimeTT(i) = settling_time(xnormTT,t)
```

- 24: end for
- 25: $t_{dw} = \text{SettTimeTT}$

```
26: t_{wait} = t
```

- 27: Calculate linear approximations of t_{dw} vs t_{wait}
- 28: Obtain parameters from linear approximations

4.3 Scheduling Parameters

Some of the scheduling parameters needed for (4.1) are chosen, but most are determined by the system behavior. The minimum inter-arrival time for the disturbances, r_i , and the deadline, ξ_i^d , are chosen by the designer. The response time with a TT implementation, ξ_i^{TT} , response time with an ET implementation, ξ_i^{ET} , time to peak, $t_{p,i}$, and maximum response time, ξ_i^m , are parameters obtained for each control application as outlined below using equations from Section 2.7.

Procedure for Parameters:

- 1. Begin with a plant model given as in (2.1)
- 2. Using A and B in (2.1), compute Φ , Γ_0 , Γ_1 given sampling time h and delay $\tau \neq 0$ for ET, $\tau = 0$ for TT using (2.11) and (2.9)
- 3. Compute $u_{ET}[k] = G_{ET}x[k]$ and $u_{TT}[k] = G_{TT}x[k]$ where G_{ET} and G_{TT} and chosen so that the closed-loop systems are stable
- 4. Form closed-loop systems for ET and TT using $u_{ET}[k]$ and $u_{TT}[k]$ as follows:

$$ET_{cl} \begin{cases} X[k+1] = \begin{bmatrix} \Phi & \Gamma_1 \\ 0 & 0 \end{bmatrix} X[k] + \begin{bmatrix} \Gamma_0 \\ I \end{bmatrix} u_{ET}[k] \\ y[k] = \begin{bmatrix} C & 0 \end{bmatrix} X[k] \\ u_{ET}[k] = G_{ET}x[k] \end{cases}$$
$$TT_{cl} \begin{cases} x[k+1] = \Phi x[k] + \Gamma_0 u_{TT}[k] \\ y[k] = Cx[k] \end{cases}$$

$$\begin{cases} y[k] = Cx[k] \\ u_{TT}[k] = G_{TT}x[k] \end{cases}$$

- 5. Compute ET closed-loop response $x_{ET} = \text{simulate}(ET_{cl}, k, x_{ET0})$ using an initial condition x_{ET0}
- 6. For i = 0 to k_{final}

- (a) Compute TT closed-loop response $x_{TT} = \text{simulate}(TT_{cl}, k, x_{ET}(i))$ using $x_{ET}(i)$ as the initial condition
- (b) For j = 0 to k_{final}
 - i. Compute norm of $x_{TT}(j)$
- (c) Compute settling time $t_{dw}(i)$ of the norms
- 7. Set $t_{wait} = k$
- 8. Using Step 7, i.e., $\{t_{wait}, t_{dw}(t_{wait})\}$, determine a piecewise-linear function t_{dw} of t_{wait} , as in Figure 3-1
- 9. Obtain parameters ξ^{TT} , ξ^{ET} , ξ^m and t_p from linear approximations as in Figure 3-1

An algorithm of this procedure is shown in Algorithm 4.1. This algorithm is carried out in MATLAB and the full code can be seen in Appendix A.

4.4 Slot Scheduling Algorithm

Using the parameters obtained as specified in 4.3, Algorithm 4.2 schedules a given set of control applications C_i to a number of static segment slots using (4.1) to decide whether a control application C_i is schedulable on a particular slot S_j . The algorithm begins with one slot and inserts the control applications C_i as long as they are schedulable on the slot as per the schedulability analysis. From that analysis, a C_i is schedulable on a particular slot if it can meet its deadline ξ_i^d when assigned to the slot. The algorithm attempts to schedule all C_i to the existing slots. However, if a C_i cannot be scheduled on an existing slot, a new slot is added and the C_i is inserted there. Once all C_i have been scheduled, the algorithm returns the number of static segment slots that were necessary. This algorithm was implemented as a C++ program and the full program can be seen in Appendix B.

Algorithm 4.2 Slot scheduling algorithm

Require: n control applications C_i with parameters $r_i, \xi_i^d, \xi_i^{TT}, \xi_i^{ET}, \xi_i^m$ and $t_{p,i}$ 1: Sort C_i in order of decreasing priority 2: num_slots = 13: for i = 1 to n do 4: for s = 1 to num_slots do if Schedulable($slot(s), C_i$) then 5:6: Insert C_i into slot(s)7: break else if s == num_slots then 8: 9: $num_slots = num_slots + 1$ 10: Insert C_i into slot(num_slots) break 11: end if 12:13: end for 14: end for 15: return num_slots

4.5 Simulation of Algorithm

Consider six control applications distributed as shown in Figure 2-1. The parameters of each control application are shown in Table 4.1, columns 2 through 7. All six control applications were chosen to have a non-monotonic closed-loop response and therefore a non-monotonic relation between dwell time $t_{dw,i}$ and wait time $t_{wait,i}$ as shown in Figure 3-1.

C_i	r_i	ξ_i^d	ξ_i^{TT}	ξ_i^{ET}	ξ_i^m	$t_{p,i}$	$\hat{\xi_i}$	MA $\hat{\xi}_i$
1	2000	85	36	200	46	16	84.5	36.0
2	2000	500	144	550	184	44	317.1	327.3
3	1500	85	36	200	46	16	84.5	36.0
4	2000	300	144	400	184	32	292.0	300.0
5	5000	1000	576	2000	736	160	576.0	576.0
6	600	600	216	700	276	56	216.0	216.0

Table 4.1: Example control applications (parameters in ms)

4.5.1 Communication Details

The communication protocol is assumed to be FlexRay with a cycle length of 5 ms. The static segment has 2 ms length and it is divided into 10 slots. The rest of the cycle is assigned to the dynamic segment. The proposed scheduling analysis is applied to these control applications and the necessary number of slots that guarantee all necessary requirements is determined using Algorithm I.

4.5.2 Results

The schedulability analysis yields four slots: $S_1 = \{C_1, C_3\}, S_2 = \{C_4, C_2\}, S_3 = \{C_6\}$ and $S_4 = \{C_5\}$. The worst-case response times for each control application is shown in Table 4.1, column 8. This is compared to the same schedulability analysis using a monotonic approximation (MA) for the relation between dwell and wait times, as shown in Figure 3-1, which yields five slots: $S_1 = \{C_1\}, S_2 = \{C_3\}, S_3 = \{C_4, C_2\},$ $S_4 = \{C_6\}$ and $S_5 = \{C_5\}$. For this case, the worst-case response time for each control application is shown in Table 4.1, column 9. This result was expected since in the region with the positive slope in Figure 3-1, the monotonic approximation (the dashed line in the figure) will predict a higher $t_{dw,i}$ than what it actually is. The higher dwell times then result in the use of more TT slots which is shown with this example.

4.5.3 Discussion

The results show that the proposed schedulability analysis allows for a reduced number of TT slots with respect to a purely TT scheme, which would require six slots, or a schedulability analysis that does not take into consideration the non-monotonic system behavior. When non-monotonic system behavior is considered in the analysis, the requirement on the number of TT slots is four in order to guarantee the control performance which saves 33% TT communication usage. On the other hand, with a simplified monotonic assumption on system behavior, the system needs five TT slots to guarantee the desired control performance. In this case, the saving is only 17%.

Chapter 5

Simulation

The distributed control applications setup as detailed in Chapter 2 is simulated using MATLAB/Simulink in combination with Truetime. Truetime is a MATLAB/Simulink based simulator for real-time control systems developed by the Department of Automatic Control at Lund University. Simulink is used to simulate the plants and controllers, while Truetime is able to simulate the Flexray communication network and the timing of the transmission of control input. The simulation shows that given n control applications C_i ($i \in 1, 2...n$) and m TT slots S_j ($j \in 1, 2...m$) where m < n and given by the schedulability analysis proposed in Chapter 4, all the control applications do actually meet their desired response time or deadline ξ_i^d .

5.1 Distributed Architecture

Using Simulink, each control application is distributed as specified in Section 2.2. A typical control application is shown in Figure 5-1. The controller gets the plant states from the plant and sends a computed control input through the communication bus back to the plant just as shown previously in Figure 2-1. Recall from Section 2.2 that the execution times of the tasks $T_{s,i}$, $T_{c,i}$ and $T_{a,i}$ are assumed negligible. Because of this, the plant states are fed directly to the controller and likewise, the control input is directly applied to the plant. Also, the control input is immediately available at each sampling period, meaning the simulation assumes zero execution time for the




Figure 5-1: Simulink model of typical control application of distributed system

computation of the control input.

5.2 Hybrid Communication Bus

Using the Truetime Network, Send and Receive blocks, as well as logic to arbitrate and route all the signals correctly, the hybrid communication bus is simulated as specified in Section 2.2.2. The typical setup of the communication bus for two control applications sharing a single TT slot is shown in Figure 5-2. The blue colored Truetime Send blocks send control inputs through the static segment of the communication cycle, while the orange colored Truetime Send blocks send control inputs through the dynamic segment of the communication cycle.

The Truetime Network block simulates the Flexray specification where the communication bandwidth is divided into communication cycles of equal length. The




Figure 5-2: Simulink model of communication bus for sharing a single TT slot

length of the communication cycle is predetermined by the length of the static and dynamic segments, which is specified in this block.

5.2.1 Static Segment

The static segment is specified in the Truetime Network block by its slot length and schedule. As stated previously, the slot length is chosen to be large enough to fit every possible control input. For the schedule, every slot is given a number and the order they are placed in the schedule determines its order on the segment. Therefore, if the slots are given numbers in increasing numerical order and placed in that same order, then the segment will be identical to the static segment shown in Figure 2-2. Using the slot length and the length of the schedule, or number of slots, the total length of the static segment can be determined.

The Truetime Send blocks are assigned over which segment to send a particular control input and when being sent through the static segment, they are also assigned a specific slot in the segment. These blocks, therefore, determine which control applications are assigned to each TT slot.

5.2.2 Dynamic Segment

The dynamic segment is specified in the Truetime Network block by its mini-slot length and schedule. In Truetime, a mini-slot works much like a slot in the static segment where each one is given a number and the order they are placed in the schedule determines its order on the segment. The key difference, however, is that the mini-slot length is typically chosen to be smaller than the length necessary to send a control input, meaning that it takes several mini-slots to send a message over this segment. Whereas in the static segment, a transmission of a control input is assigned to a particular slot for the length of time of that slot, in the dynamic segment, a transmission is a assigned to a particular mini-slot to begin its sending, but it continues to transmit using the length of time of other mini-slots until it is done sending.

As stated in Section 2.2.2, the dynamic segment is priority-based. To simulate this, the schedule must be chosen in such a way there are no mini-slots that will never be able to begin a transmission, meaning there is a stream of control inputs (assigned to that mini-slot) that are never able to be send. One such schedule is [1,2,3,1,2,3,1,2,3,1], where a complete transmission of a control input takes four mini-slots. Using this schedule, any two mini-slots could send their assigned control inputs over the dynamic segment within one communication cycle with the higher priority one (i.e., the smaller numbered one) transmitting first.

5.3 Switching Scheme

The switching scheme detailed in Section 2.6 and Figure 2-4 is simulated using Simulink and Truetime. The majority of the work occurs within the Arbitration block shown in Figure 5-2. The internal logic of this block is shown in Figure 5-3 in the case that two control applications are sharing a single TT slot. Each controller sends this block their computed control inputs to be sent either over the static or dynamic segment as well as a signal indicating which segment is requested. This signal is determined by checking whether the system states are in steady-state or not




Figure 5-3: Simulink model of switching scheme

as indicated in an earlier section. If the system is not in steady-state (i.e., a disturbance arrives), the static segment is requested. Otherwise, the dynamic segment is requested.

The block checks whether the higher-priority control application C_1 requests the static segment. If it does, then it gets to send its particular control input through the shared TT slot and the other control application C_2 sends its control input that goes through the dynamic segment. If the higher-priority control application does not request the static segment, then it sends its particular control input through the dynamic segment and the block checks whether the other control application requests the static segment. If it does, then it gets to send its particular control input through the shared TT slot. The logic in this block therefore ensures that if both control applications assigned to a single TT slot request access to it, only the one

Table 5.1: Example plants

C_i	A_i	B_i
1	$\begin{bmatrix} -0.76 & 0.43 \\ -0.34 & 0.07 \end{bmatrix}$	$\begin{bmatrix} 1\\ 0\end{bmatrix}$
2	$\begin{bmatrix} -1.50 & 1.39 \\ -0.75 & 0.58 \end{bmatrix}$	$\begin{bmatrix} 1\\ 0\end{bmatrix}$
3	$\begin{bmatrix} 0.57 & -1.43 \\ 1.93 & -3.07 \end{bmatrix}$	$\begin{bmatrix} 1\\ 0\end{bmatrix}$
4	$\begin{bmatrix} -1.00 & 0.66 \\ -0.60 & 0.30 \end{bmatrix}$	$\begin{bmatrix} 1\\ 0\end{bmatrix}$
5	$\begin{bmatrix} -0.92 & 0.56 \\ -0.50 & 0.17 \end{bmatrix}$	$\begin{bmatrix} 1\\ 0\end{bmatrix}$
6	$\begin{bmatrix} -5.00 & 3.50 \\ -3.00 & 2.00 \end{bmatrix}$	$\begin{bmatrix} 1\\ 0\end{bmatrix}$

with a higher priority will receive access and the other will have to wait and use the dynamic segment in the meantime as specified in Section 2.6.

5.4 Simulation of Example System

Consider six continuous-time plants of the form in (2.1) with system parameters as shown in Table 5.1. By applying Theorem 3.2.3 directly to all six A_i it can be seen that all six plants have non-monotonic behavior.

These plants are distributed and communicate over a hybrid communication bus as discussed in Section 5.1. Figure 5-4 shows the Simulink model showing the six control applications with the plants from Table 5.1 and the communication bus.




Figure 5-4: Simulink model of distributed system

5.4.1 Communication Details

The communication protocol is assumed to be FlexRay with a cycle length of 5 ms. The static segment has 2 ms length and it is divided into 10 slots. Therefore,




Figure 5-5: Communication protocol used in simulation

each slot can transmit control inputs of size 250 bytes. The slots are numbered 1 to 10 and are placed in that order on the static segment. The rest of the cycle is assigned to the dynamic segment. The mini-slots on the dynamic segment are numbered 11 to 20 and are smaller in size compared to the static slots. It takes 11 mini-slots in order to transmit a control input in the dynamic segment. Figure 5-5 shows one communication cycle of the communication protocol used. It also shows the scheduling of the control applications to the TT slots, determined by the schedulability analysis below, and how each control application is assigned their own mini-slot in the dynamic segment.

5.4.2 Controller Design

A variety of control strategies can be used to control the plant models for the static (2.8) and dynamic (2.12) segments. In this simulation, state feedback control is used for the static segment of the form

$$u_i[k] = G_{TT,i} x_i[k] \tag{5.1}$$

where $G_{TT,i}$ is chosen using optimal control principles. For the dynamic segment, an extended state feedback is used of the form

$$u_i[k] = G_{ET,i} X_i[k]. (5.2)$$

where $G_{ET,i}$ is chosen using Linear Matrix Inequalities (LMI) methods.

5.4.3 Schedule of TT Slots

Using the procedure outlined in Section 4.3, we can obtain the parameters for the slot scheduling algorithm in Algorithm 4.2 to determine the number of TT slots necessary so that all the control applications meet their desired response time ξ_i^d . These parameters are shown in columns 2 through 7 of Table 5.2.

C_i	r_i	ξ_i^d	ξ_i^{TT}	ξ_i^{ET}	ξ^m_i	$t_{p,i}$	$\hat{\xi_i}$	MA $\hat{\xi}_i$
1	200	9	1.6809	11.6243	5.3027	2.2675	8.57086	6.5877
2	20	6.25	2.578	8.5865	2.9487	1.342	5.88212	3.495
3	15	2	0.38562	3.9724	0.64081	0.68966	1.51785	1.58611
4	200	7.5	2.495	10.3982	4.0258	1.9215	6.48666	4.9384
5	20	8.5	2.7534	10.633	4.577	1.9714	8.11936	5.6187
6	6	6	0.71207	7.94	0.92249	0.66886	1.55448	1.68436

Table 5.2: Example control applications (parameters in s)

Using these parameters in the slot scheduling algorithm yields three TT slots: $S_1 = \{C_3, C_6\}, S_2 = \{C_2, C_4\}, S_3 = \{C_5, C_1\}$. Figure 5-6 shows this assignment of the control applications to TT slots in the communication bus. The worst-case response times for each control application is shown in Table 5.2, column 8.

This is compared to the same schedulability analysis using a monotonic approximation (MA) for the relation between dwell and wait times, as shown in Figure 3-1, which yields five slots: $S_1 = \{C_3, C_6\}, S_2 = \{C_2\}, S_3 = \{C_4\}, S_4 = \{C_5\}$ and $S_5 = \{C_1\}$. For this case, the worst-case response time for each control application is shown in Table 5.2, column 9. This result was expected since in the region with the positive slope in Figure 3-1, the monotonic approximation (the dashed line in the figure) will predict a higher $t_{dw,i}$ than what it actually is. The higher dwell times then result in the use of more static slots which is shown with this example.

5.4.4 Results

The response of each control application is shown in Figures 5-7. The blue region denotes the time that control inputs to the plant were sent through the static segment, while the orange region denotes the time that control inputs were sent through the dynamic segment. The dashed red lines indicated the region of steady-state. Recall that the control application should send the corresponding control input through the static segment when, in this case, ||x|| > 0.1 and through the dynamic segment otherwise.

The schedule of the communication bus is shown in Figure 5-8. It can be seen that the control applications use the static (TT) and dynamic (ET) segments as the switching scheme indicates from earlier.

5.4.5 Discussion

In cost-sensitive domains like automotive, an efficient resource is one of the most important design consideration. These results clearly show that a tighter resource usage (i.e., using fewer TT slots) is achievable using the presented scheme and analysis. In general, a large number of feedback loops run on in-vehicle Electrical/Electronic (E/E) architecture incorporating various functionalities such as adaptive cruise control, idle speed control, active suspension control, engine control etc. In the most cases, the control loops are implemented in a distributed fashion leading to the need to access the shared communication network. In such scenarios, the application of the presented analysis can potentially achieve significant resource saving.




Figure 5-6: Simulink model of communication bus




Figure 5-7: Responses of the six control applications




Figure 5-8: Schedule of the communication bus

Chapter 6

Conclusion

This thesis deals with a resource efficient distributed implementation of control applications on embedded platforms. In general, an aggressive control algorithm with good control performance, e.g., shorter settling time requires higher resource on an embedded platform. On the other hand, a relatively less aggressive control algorithm with poor control performance requires lower resource on an embedded platform. The presented work aims to achieve an implementation which ensures that the resource allocated to the control applications is as close as possible to what resource is necessary to achieve a desired control performance. The idea is to switch between these two possible control algorithms and the corresponding resource allocations such that the "average" resource usage is close to what is necessary for the control applications. Towards this, the work presented here used the non-monotonic system dynamics of some systems and accommodated it in the presented schedulability analysis to achieve a tighter resource dimensioning. The technique is illustrated considering a hybrid communication bus as a shared resource and reduced the usage of the time-triggered communication on that bus. Further, it is possible to adapt the presented analysis for a wider class of combinations of embedded resource and control algorithm. For example, an aggressive control algorithm can be realized with a higher sampling rate and hence, higher resource usage on the processor. In such cases, the presented technique can also be applied to vary the sampling rate of the control applications to achieve a tight resource dimensioning in terms of processor utilization.

Appendix A

Scheduling Parameters MATLAB Code

1 function distributed_w_schedan_init 2 clc, clear all 3 global b sampleTime 4 %% Fixed for all cases $_{5}|b = [1;0];$ $_{6}$ sampleTime = 0.02; % Sampling interval = 20 ms 8 assignin('base', 'B', b); 9 assignin('base', 'sampleTime', sampleTime); 10 % CASE 1 11 $d1_1 = -5/27;$ 12 $d_{2} = -1/2;$ $_{13}$ v1_1 = [3/5;4/5]; $_{14}$ v2_1 = [1;3/5]; $|_{15}|_{A1} = [v_{1-1}, v_{2-1}] * diag([d_{1-1} d_{2-1}]) * [v_{1-1}, v_{2-1}]^{(-1)};$ 16 $_{17}$ d1 = 0.007; % Delay in ms 18 ¹⁹ [KET1, KTT1] = ETandTTControl(A1, d1); 20 $x_{0}1 = [1;0];$

```
22
23 assignin ('base', 'A1', A1);
24 assignin('base', 'KET1', KET1);
25 assignin('base', 'KTT1', KTT1);
26 assignin('base', 'x0_1', x0_1);
27 % CASE 2
_{28} d1_2 = -1/4;
29 d2_2 = -2/3;
_{30} v1_2 = [2/3;3/5];
_{31} v2_2 = [1;3/5];
_{32} | A2 = [v1_2, v2_2] * diag([d1_2 d2_2]) * [v1_2, v2_2]^{(-1)};
33
_{34} d2 = 0.017; % Delay in ms
35
_{36} [KET2, KTT2] = ETandTTControl(A2, d2);
37
_{38} | \mathbf{x} \mathbf{0}_{-2} = [0.2; -0.4];
39
40 assignin ('base', 'A2', A2);
41 assignin ('base', 'KET2', KET2);
42 assignin ('base', 'KTT2', KTT2);
43 assignin ('base', 'x0_2', x0_2);
44 % CASE 3
_{45} d1_3 = -2;
_{46} d2_3 = -1/2;
_{47} v1_3 = [1/2;9/10];
_{48} | v2_{-3} = [4/5; 3/5];
49 | A3 = [v1_3, v2_3] * diag([d1_3 d2_3]) * [v1_3, v2_3]^{(-1)};
50
_{51} d3 = 0.012; % Delay in ms
52
[KET3, KTT3] = ETandTTControl(A3, d3);
54
55 \mathbf{x} \mathbf{0}_{-3} = [1;0];
56
57 assignin ('base', 'A3', A3);
```

```
s8 assignin('base', 'KET3', KET3);
s9 assignin('base', 'KTT3', KTT3);
60 assignin('base', 'x0_3', x0_3);
61 % CASE 4
_{62} d1_4 = -1/5;
63 d_{2}4 = -1/2;
_{64} v1_4 = [2/3;4/5];
_{65} v2_4 = [4/5;3/5];
_{66} | A4 = [v1_4, v2_4] * diag([d1_4, d2_4]) * [v1_4, v2_4]^{(-1)};
67
_{68} d4 = 0.012; % Delay in ms
69
_{70} [KET4, KTT4] = ETandTTControl(A4, d4);
71
_{72} x0_4 = [1; -0.1];
73
74 assignin('base', 'A4', A4);
75 assignin('base', 'KET4', KET4);
76 assignin('base', 'KTT4', KTT4);
77 assignin ('base', 'x0_4', x0_4);
78 % CASE 5
79 d1_5 = -1/4;
d_{2_{5}} = -1/2;
v_{1}v_{1} = [1/2;3/5];
v_{2}v_{2} = [4/5; 3/5];
_{83} | A5 = [v1_5, v2_5] * diag([d1_5, d2_5]) * [v1_5, v2_5]^{(-1)};
84
  d5 = 0.017; % Delay in ms
85
86
  [KET5, KTT5] = ETandTTControl(A5, d5);
87
88
_{89} x0_5 = [1; -0.1];
90
91 assignin('base', 'A5', A5);
92 assignin('base', 'KET5', KET5);
93 assignin('base', 'KTT5', KTT5);
```

```
_{94} assignin ('base', 'x0_5', x0_5);
95 % CASE 6
_{96}|A6 = [-5, 3.5; -3, 2];
97
  d6 = 0.007; % Delay in ms
98
99
   [KET6, KTT6] = ETandTTControl(A6, d6);
100
101
  x0_{-}6 = [1;0];
102
103
   assignin('base', 'A6', A6);
104
   assignin('base', 'KET6', KET6);
105
   assignin('base', 'KTT6', KTT6);
106
   assignin ('base', 'x0_6', x0_6);
107
108 7% Simulation and Plots of Responses
109 sim('distributed_w_schedanNM_pretty');
   assignin('base', 'tout', tout);
110
   assignin ('base', 'y1', y1);
111
   assignin('base', 'y2', y2);
112
   assignin ('base', 'y3', y3);
113
   assignin('base', 'y4', y4);
114
   assignin ('base', 'y5', y5);
115
   assignin ('base', 'y6', y6);
116
   assignin('base', 'nschedule1', nschedule1);
117
118
119 % Response Times
|120| xi_1 = ts(y1.signals(1,1).values, tout);
|x_{121}| = ts(y_2.signals(1,1).values, tout);
|122| xi_3 = ts(y3.signals(1,1).values, tout);
|x_{123}| = ts(y_{4.signals}(1,1), values, tout);
|x_{124}| = ts(y_{5.signals}(1,1).values, tout);
   xi_{-}6 = ts(y6.signals(1,1).values, tout);
125
126
127 % Color Definitions for Shadings
128 blue = [97/255, 189/255, 252/255]; % Static segment
129 orange = [255/255, 128/255, 0/255]; % Dynamic segment
```

```
76
```

```
130
131 figure (1);
132 % Shading static and dynamic segements
area ([0 xi_1], [1.2 1.2], -0.2, 'FaceColor', blue); hold on;
134 area ([xi_1 8], [1.2 1.2], -0.2, 'FaceColor', orange);
135 % Plot response
136 plot (tout, y1. signals (1,1). values, 'LineWidth', 2); hold off;
137 xlabel('time (s)', 'FontSize', 12, 'FontWeight', 'bold');
138 ylabel('||x||', 'FontSize', 12, 'FontWeight', 'bold');
139 % Plot lines showing steady-state region
140 line ([0 8], [0.1 0.1], 'Color', 'r', 'LineStyle', '---', 'LineWidth', 2);
141 line ([0 8], [-0.1 -0.1], 'Color', 'r', 'LineStyle', '---', 'LineWidth', 2);
142 % Set other figure properties
143 grid on; xlim([0 \ 8]); ylim([-0.2 \ 1.2]);
   set(gca, 'FontSize',12, 'FontWeight', 'bold', 'Layer', 'top');
144
145
146 figure (2);
147 % Shading static and dynamic segements
148 area ([0 xi_1], [1.2 1.2], -0.2, 'FaceColor', orange); hold on;
   area ([xi_1 xi_2], [1.2 1.2], -0.2, 'FaceColor', blue);
149
_{150} area ([xi_2 8], [1.2 1.2], -0.2, 'FaceColor', orange);
151 % Plot response
<sup>152</sup> plot (tout, y2. signals (1,1). values, 'LineWidth', 2); hold off;
153 xlabel('time (s)', 'FontSize', 12, 'FontWeight', 'bold');
<sup>154</sup> ylabel('||x||', 'FontSize', 12, 'FontWeight', 'bold');
155 % Plot lines showing steady-state region
<sup>156</sup> line ([0 8], [0.1 0.1], 'Color', 'r', 'LineStyle', '---', 'LineWidth', 2);
<sup>157</sup> line ([0 8], [-0.1 -0.1], 'Color', 'r', 'LineStyle', '--', 'LineWidth', 2);
158 % Set other figure properties
159 grid on; xlim([0 \ 8]); ylim([-0.2 \ 1.2]);
160 set (gca, 'FontSize', 12, 'FontWeight', 'bold', 'Layer', 'top');
161
162 figure (3);
163 % Shading static and dynamic segements
area ([0 xi_3], [1.2 1.2], -0.2, 'FaceColor', blue); hold on;
area ([xi_3 8], [1.2 1.2], -0.2, 'FaceColor', orange);
```

```
166 % Plot response
<sup>167</sup> plot (tout, y3. signals (1,1). values, 'LineWidth', 2); hold off;
168 xlabel('time (s)', 'FontSize', 12, 'FontWeight', 'bold');
169 ylabel('||x||', 'FontSize', 12, 'FontWeight', 'bold');
170 % Plot lines showing steady-state region
171 line ([0 8], [0.1 0.1], 'Color', 'r', 'LineStyle', '--', 'LineWidth', 2);
172 line ([0 8], [-0.1 -0.1], 'Color', 'r', 'LineStyle', '--', 'LineWidth', 2);
173 % Set other figure properties
174 grid on; xlim([0 \ 8]); ylim([-0.2 \ 1.2]);
   set(gca, 'FontSize',12, 'FontWeight', 'bold', 'Layer', 'top');
175
176
177 figure (4);
178 % Shading static and dynamic segements
179 area ([0 xi_3], [1.2 1.2], -0.2, 'FaceColor', orange); hold on;
180 area ([xi_3 xi_4], [1.2 1.2], -0.2, 'FaceColor', blue);
181 area ([xi_4 \ 10], [1.2 \ 1.2], -0.2, 'FaceColor', orange);
182 % Plot response
183 plot (tout, y4. signals (1,1). values, 'LineWidth', 2); hold off;
184 xlabel('time (s)', 'FontSize', 12, 'FontWeight', 'bold');
185 ylabel('||x||', 'FontSize', 12, 'FontWeight', 'bold');
186 % Plot lines showing steady-state region
<sup>187</sup> line ([0 10], [0.1 0.1], 'Color', 'r', 'LineStyle', '---', 'LineWidth', 2);
line ([0 10], [-0.1 -0.1], 'Color', 'r', 'LineStyle', '--', 'LineWidth', 2);
189 % Set other figure properties
190 grid on; xlim([0 \ 10]); ylim([-0.2 \ 1.2]);
191 set (gca, 'FontSize', 12, 'FontWeight', 'bold', 'Layer', 'top');
192
193 figure (5);
194 % Shading static and dynamic segements
195 area([0 xi_5],[1.2 1.2],-0.2, 'FaceColor', blue); hold on;
196 area ([xi_5 8], [1.2 1.2], -0.2, 'FaceColor', orange);
197 % Plot response
198 plot(tout, y5. signals(1,1). values, 'LineWidth', 2); hold off;
199 xlabel('time (s)', 'FontSize', 12, 'FontWeight', 'bold');
200 ylabel('||x||', 'FontSize', 12, 'FontWeight', 'bold');
201 % Plot lines showing steady-state region
```

```
78
```

```
<sup>202</sup> line ([0 8], [0.1 0.1], 'Color', 'r', 'LineStyle', '---', 'LineWidth', 2);
<sup>203</sup> line ([0 8], [-0.1 -0.1], 'Color', 'r', 'LineStyle', '--', 'LineWidth', 2);
204 % Set other figure properties
205 grid on; xlim([0 \ 8]); ylim([-0.2 \ 1.2]);
   set(gca, 'FontSize',12, 'FontWeight', 'bold', 'Layer', 'top');
206
207
  figure (6);
208
209 % Shading static and dynamic segements
_{210} area ([0 xi_5], [1.2 1.2], -0.2, 'FaceColor', orange); hold on;
211 area ([xi_5 xi_6], [1.2 1.2], -0.2, 'FaceColor', blue);
   area([xi_6 12],[1.2 1.2],-0.2,'FaceColor',orange);
212
213 % Plot response
214 plot (tout, y6. signals (1,1). values, 'LineWidth', 2); hold off;
215 xlabel('time (s)', 'FontSize', 12, 'FontWeight', 'bold');
216 ylabel('||x||', 'FontSize', 12, 'FontWeight', 'bold');
217 % Plot lines showing steady-state region
<sup>218</sup> line ([0 12], [0.1 0.1], 'Color', 'r', 'LineStyle', '---', 'LineWidth', 2);
<sup>219</sup> line ([0 12], [-0.1 -0.1], 'Color', 'r', 'LineStyle', '---', 'LineWidth', 2);
220 % Set other figure properties
   grid on; xlim([0 \ 12]); ylim([-0.2 \ 1.2]);
221
   set(gca, 'FontSize',12, 'FontWeight', 'bold', 'Layer', 'top');
222
223
  figure (7)
224
   subplot(2, 1, 2);
225
   plot(tout, nschedule1.signals.values(:,1)); hold all;
226
   plot(tout, nschedule1.signals.values(:,2));
227
228 plot(tout, nschedule1.signals.values(:,3)); hold off
   grid on; xlim([0 \ 8]);
229
230 xlabel('time (s)', 'FontSize', 12, 'FontWeight', 'bold');
231 ylabel('TT slots', 'FontSize', 12, 'FontWeight', 'bold');
232 set (gca, 'FontSize', 12, 'FontWeight', 'bold');
233 subplot (2,1,1);
234 plot(tout, nschedule1.signals.values(:,4)); hold all;
235 plot (tout, nschedule1.signals.values(:,5));
236 plot (tout, nschedule1.signals.values(:,6));
237 plot(tout, nschedule1.signals.values(:,7));
```

```
238 plot(tout, nschedule1.signals.values(:,8));
239 plot(tout, nschedule1.signals.values(:,9)); hold off
_{240} grid on; xlim([0 8]);
ylabel ('ET slots', 'FontSize', 12, 'FontWeight', 'bold');
   set(gca, 'FontSize', 12, 'FontWeight', 'bold');
242
243
244 function [KET,KTT] = ETandTTControl(a, delay)
245 % TT and ET systems using LQR
   global b sampleTime
246
247
248 % Continuous system model
_{249}|A = a;
_{250} B = b;
251
252 % Time Parameters
_{253} d = delay; % Delay in ms
_{254} h = sampleTime;
255 % ET response
256 % Form equivalent discrete model
257 syms s;
_{258} e_As = expm(A*s);
259 Phi = subs(e_As, s, h);
260 | Gamma_1 = double(subs(e_As, s, h-d)*int(e_As*B, 's', 0, d));
   Gamma_0 = double(int(e_As*B, 's', 0, h-d));
261
262 AdET = [Phi Gamma_1
       zeros(1,2) 0];
263
_{264} BdET = [Gamma_0
        1];
265
   sysET = ss(AdET, BdET, zeros(1,3), 0, h);
266
267
268 % Compute LQR gain K
269 QET = [eye(2) \ zeros(2,1)]
       zeros(1,2) 10];
270
_{271} R = 0.01;
_{272} KET = lqr (sysET, QET, R);
273 % TT responses
```

```
274 % Form equivalent discrete model

275 AdTT = Phi;

276 BdTT = double(int(e_As*B, 's',0,h));

277 sysTT = ss(AdTT,BdTT, zeros(1,2),0,h);

278

279 % Compute LQR gain K

280 QTT = eye(2);

281 KTT = lqr(sysTT,QTT,R);
```

 $src/distributed_w_schedan_init.m$

Appendix B

Slot Scheduling C++ Program

B.1 Number_of_slots.cpp

```
1 #include <iostream>
2 #include <iomanip>
3 #include <list >
4 #include <vector>
5 #include "C_app.h"
6 #include "Slot.h"
  using namespace std;
7
9 int Number_of_slots(list <C_app> &Ci);
10 void print(vector<Slot> &slotArray);
11
  int main()
12
  {
13
      // For TrueTime Simulation
14
      // Non-Monotonic
15
      C_{app} *C1 = new C_{app}(1,200,9, 1.6809, 11.6243, 5.3027, 2.2675);
16
      C_{app} *C2 = new C_{app}(2,20, 6.25, 2.578, 8.5865, 2.9487, 1.342);
17
      C_{app} *C3 = new C_{app}(3, 15, 2, 0.38562, 3.9724, 0.64081, 0.68966);
18
      C_{app} *C4 = new C_{app}(4,200,7.5,2.495,10.3982,4.0258,1.9215);
19
      C_{app} *C5 = new C_{app}(5,20, 8.5, 2.7534, 10.633, 4.577, 1.9714);
20
      C_{app} *C6 = new C_{app}(6, 6, 6)
                                       , 0.71207, 7.94, 0.92249, 0.66886);
^{21}
```

```
22
      list <C_app> Sorted_Capps;
23
24
      // For TrueTime Simulation
25
      Sorted_Capps.push_back(*C3);
26
      Sorted_Capps.push_back(*C6);
27
      Sorted_Capps.push_back(*C2);
28
      Sorted_Capps.push_back(*C4);
29
      Sorted_Capps.push_back(*C5);
30
      Sorted_Capps.push_back(*C1);
31
32
      cout << "Number of Slots: " << Number_of_slots(Sorted_Capps) << endl
33
          ;
       return 0;
34
35 }
36
  int Number_of_slots (list <C_app> &Ci)
37
38
  {
       list <C_app >::iterator it;
39
       int number_slots = 1;
40
       Slot * first = new Slot();
41
       vector<Slot> slotArray;
42
       slotArray.push_back(*first);
43
       for (it=Ci.begin(); it!=Ci.end(); it++)
44
       {
45
           cout << "Scheduling C" << it->getID() << endl;</pre>
46
           for(int s=0;s<slotArray.size();s++)</pre>
47
           {
48
                cout << "Trying Slot " << s+1 << endl;
49
                if(slotArray[s].Scheduable(*it))
50
                {
51
                    slotArray[s].insertCapp(*it);
52
                    break;
53
                }
54
                else
55
                {
56
```

```
if (s = slot Array . size() - 1)
57
                    {
58
                         number_slots = number_slots + 1;
59
                         cout << "NEW SLOT #" << number_slots << endl;</pre>
60
                         Slot * next = new Slot();
61
                         slotArray.push_back(*next);
62
                         it ->setXI(it ->getXI_TT());
63
                         slotArray[s+1].insertCapp(*it);
64
                         break;
65
                    }
66
                }
67
           }
68
       }
69
       print(slotArray);
70
         return number_slots;
  11
71
       return slotArray.size();
72
  }
73
74
  void print(vector<Slot> &slotArray)
75
  {
76
       cout << "$C_i$ & $r_i$ & $\\xi^d_i$ & $\\xi^{TT}_i$ & $\\xi^{ET}_i$
77
          & \lambda_i^m_i & t_{p,i} & \lambda_i^s & \lambda_i^s & \lambda_i^s
          \\\\ \\hline" << endl;</pre>
       cout << left;</pre>
78
       for(int i=0;i<slotArray.size();i++)</pre>
79
       {
80
           for (int j=0;j<slotArray[i].getSize();j++)</pre>
81
           {
82
                cout << setw(1) << slotArray[i].Sch_Capps[j].getID() << " &
83
                    " << setw(4) << slotArray[i].Sch_Capps[j].getR() << " &
                   " <<
                         setw(4) << slotArray[i].Sch_Capps[j].getXI_D() << "
84
                            & " << setw(7) << slotArray[i]. Sch_Capps[j].
                            getXI_TT() << " & " <<
                         setw(7) << slotArray[i].Sch_Capps[j].getXI_ET() << "</pre>
85
                              & " << setw(7) << slotArray[i].Sch_Capps[j].
```

```
getXI_M() << " & " <<
                        setw(7) << slotArray[i].Sch_Capps[j].getT_P() << " &
86
                             " << setw(7) << slotArray[i].Sch_Capps[j].getXI
                            () << " \\\\ \\hline" << endl;
           }
87
      }
88
      cout << endl;</pre>
89
      for (int i=0; i < slotArray.size(); i++)
90
      {
91
           cout << "| ";
92
           for(int j=0; j < slotArray[i].getSize(); j++)
93
           {
94
               cout << slotArray[i].Sch_Capps[j].getID() << " ";</pre>
95
           }
96
      }
97
      cout << "|" << endl;
98
99 }
```

 $src/Number_of_slots.cpp$

B.2 C_app.h

```
#ifndef CAPP_H
  #define CAPP_H
2
  #include <iostream>
  using namespace std;
  class C_app
7
  {
8
      protected:
g
           int id;
10
           double r;
11
           double Xi_d;
12
           double Xi_TT;
13
           double Xi_ET;
14
           double Xi_m;
15
           double t_p;
16
           double Alpha;
17
           double Beta;
18
           double Xi_new;
19
           double Xi;
20
       public:
21
           // Constructor
22
         C_app(int ID, double R, double XI_D, double XI_TT, double XI_ET,
23
            double XI_M, double T_P);
         // Get Methods
24
           int getID() {return id;}
25
         double getR() {return r;}
26
         double getXI_D() {return Xi_d;}
27
         double getXI_TT() {return Xi_TT;}
28
           double getXI_ET() {return Xi_ET;}
29
           double getXI_M() {return Xi_m;}
30
           double getT_P() {return t_p;}
31
           double getALPHA() {return Alpha;}
32
         double getBETA() {return Beta;}
33
```

```
double getXI_NEW() {return Xi_new;}
34
           double getXI() {return Xi;}
35
        // Set Methods
36
        void setXI_NEW(double XLNEW) {Xi_new = XLNEW;}
37
        void setXI(double XI) {Xi = XI;}
38
39 };
40
41 C_app::C_app(int ID, double R, double XI_D, double XI_TT, double XI_ET,
      double XI_M, double T_P)
42 {
      id = ID;
43
      r = R;
44
      Xi_d = XI_D;
45
      Xi_TT = XI_TT;
46
      Xi_ET = XI_ET;
47
      Xi\_m = XI\_M;
48
      t_-p = T_-P;
49
      Alpha = (Xi_m - Xi_TT) / t_p;
50
      Beta = Xi_m / (Xi_ET - t_p);
51
      Xi_new = 0;
52
      Xi = 0;
53
54 }
55 #endif
```

```
\rm src/C_app.h
```

B.3 Slot.h

```
#ifndef SLOT_H
 #define SLOT_H
2
4 #include <iostream>
5 #include <vector>
6 #include "C_app.h"
7 #include <cmath>
  using namespace std;
8
  class Slot
10
  {
11
      protected:
12
           vector <C_app> Sch_Capps;
13
      public:
14
          // Constructor
15
           Slot() {Sch_Capps.clear();}
16
           // Get Method
17
           int getSize() {return Sch_Capps.size();}
18
           // Other Methods
19
           void insertCapp(C_app &C);// {Sch_Capps.push_back(C);}
20
           double maxb(int minIndex, C_app &C);
21
           bool Scheduable(C_app &C);
22
           friend void print(vector<Slot> &slotArray);
23
24 };
25
26 void Slot :: insertCapp (C_app &C)
27 {
      cout << "INSERTED C" << C.getID() << "!!!" << endl;
28
      cout << endl;
29
      Sch_Capps.push_back(C);
30
31 }
32
33 double Slot::maxb(int minIndex, C_app &C)
34 {
```

```
35
       double bMin = 0;
       for(int i=minIndex;i<Sch_Capps.size();i++)</pre>
36
       {
37
             if (bMin<Sch_Capps [i].getXL_M()) bMin = Sch_Capps [i].getXL_M();
38
       }
39
       if(bMin < C.getXI_M()) bMin = C.getXI_M();
40
       return bMin;
41
42
  }
43
44 bool Slot :: Scheduable (C_app &C)
  {
45
       bool TF;
46
       if (Sch_Capps.empty())
47
       {
48
            C.setXI(C.getXI_TT());
49
            TF = true;
50
       }
51
       else
52
       {
53
            cout << "Already " << Sch_Capps.size() << " here" << endl;</pre>
54
            for(int i=0;i<Sch_Capps.size();i++)</pre>
55
            {
56
                 cout << "LOOP #" << i << endl;
57
                 double b = 0;
58
                  if (i = Sch_Capps.size()-1) b = C.getXI_M();
59
                  else b = maxb(i+1,C);
60
                 \operatorname{cout} \ll \operatorname{"maxb} = \operatorname{"} \ll \operatorname{b} \ll \operatorname{endl};
61
                 double Xi_old = 0;
62
                 double Xi = 0;
63
                  if(b < Sch_Capps[i].getT_P()) Xi = Sch_Capps[i].getXI_TT() +
64
                      (1 + \text{Sch}_\text{Capps}[i].getALPHA()) * b;
                  else Xi = Sch_Capps[i].getBETA() * Sch_Capps[i].getXI_ET() +
65
                       (1 - \text{Sch}_\text{Capps}[i].getBETA()) * b;
                  cout << "Xi = " << Xi << endl;
66
                  while (Xi <= Sch_Capps [i].getXI_D() && Xi! = Xi_old)
67
                  {
68
```

```
double sum = 0;
69
                     Xi_old = Xi;
70
                     for (int j=0; j < i; j++)
71
                     {
72
                         sum = sum + ceil(Xi_old/Sch_Capps[j].getR()) *
73
                             Sch_Capps[j].getXI_M();
                     }
74
                     if((b+sum) < Sch_Capps[i].getT_P())
75
                     {
76
                         Xi = Sch_Capps[i].getXI_TT() + (1 + Sch_Capps[i]).
77
                             getALPHA()) * b + (1 + Sch_Capps[i].getALPHA())
                             * sum;
                     }
78
                     else
79
                     {
80
                         Xi = Sch_Capps [i].getBETA() * Sch_Capps [i].getXI_ET
81
                             () + (1 - \text{Sch}_{\text{Capps}}[i] \cdot \text{getBETA}()) * b + (1 - 
                             Sch_Capps[i].getBETA()) * sum;
                     }
82
                }
83
                cout << "Slot Loop " << i << ": Xi =" << Xi << endl;
84
                cout << "
                                         Xi_old=" << Xi_old << endl;
85
                if (Xi=Xi_old) Sch_Capps [i].setXLNEW(Xi);
86
                else
87
                {
88
                     cout << "Slot Loop " << i << " exits early" << endl;
89
                     TF = false;
90
                     return TF;
91
                }
92
           }
93
           double Xi_old = 0;
94
           double Xi = 0;
95
           Xi = C.getXI_TT();
96
            while (Xi<=C.getXI_D() && Xi!=Xi_old)
97
           {
98
                double sum = 0;
99
```

 $Xi_old = Xi;$ 100 for (int $j=0; j < Sch_Capps.size(); j++$) 101 102 { sum = sum + ceil(Xi_old/Sch_Capps[j].getR()) * Sch_Capps 103 [j].getXI_M(); } 104 if $(sum < C.getT_P())$ Xi = C.getXLTT() + (1 + C.getALPHA()) *105 sum; else Xi = C.getBETA() * C.getXLET() + (1 - C.getBETA()) * 106 sum; } 107 cout << "Sched Contl : Xi =" << Xi << endl; 108 cout << " Xi_old=" << Xi_old << endl; 109 if (Xi=Xi_old) 110 111 { C.setXI(Xi); 112 for (int $i=0; i < Sch_Capps.size(); i++$) 113 { 114 Sch_Capps [i].setXI (Sch_Capps [i].getXI_NEW()); 115 } 116 TF = true;117 } 118 else TF = false; 119 120 } cout << "Scheduable at end? " << TF << endl; 121 return TF; 122 123 } 124 #endif

src/Slot.h

Bibliography

- [1] The FlexRay Communications System Specifications, December 2005. Ver. 2.1.
- [2] A. Annaswamy, D. Soudbakhsh, R. Schneider, D. Goswami, and S. Chakraborty. Arbitrated network control systems: A co-design of control and platform for cyber-physical systems. In the Workshop on the Control of Cyber-Physical Systems, Baltimore, MD, 2013.
- [3] Karl J. Åström and Björn Wittenmark. Computer-Controlled Systems: Theory and Design. Prentice Hall, 1997.
- [4] Sanjoy Baruah. Dynamic- and static-priority scheduling of recurring real-time tasks. *Real-Time Systems*, 24(1):93–128, 2003.
- [5] X. Cao, P. Cheng, J. Chen, and Y. Sun. An Online Optimization Approach for Control and Communication Co-Design in Networked Cyber-Physical Systems. *IEEE Transactions on Industrial Informatics*, 2012.
- [6] M. Cea Garrido and G. Goodwin. Stabilization of systems over bit rate constrained networked control architecture. *IEEE Transactions on Industrial Informatics*, 2012.
- [7] L. Feng-Li, J.K. Yook, D.M. Tilbury, and J. Moyne. Network architecture and communication modules for guaranteeing acceptable control and communication performance for networked multi-agent systems. *IEEE Transactions on Indus*trial Informatics, 2(3), 2006.
- [8] Dip Goswami, Martin Lukasiewycz, Reinhard Schneider, and Samarjit Chakraborty. Time-triggered implementations of mixed-criticality automotive software. In Proceedings of the 15th Conference for Design, Automation and Test in Europe (DATE), Dresden, Germany, 2012.
- [9] Dip Goswami, Reinhard Schneider, and Samarjit Chakraborty. Re-engineering cyber-physical control applications for hybrid communication protocols. In DATE, pages 914–919, 2011.
- [10] C. Huang, Y. Bai, and X. Liu. H-Infinity State Feedback Control for a Class of Networked Cascade Control Systems With Uncertain Delay. *IEEE Transactions* on Industrial Informatics, 6(1):62–72, 2010.

- [11] Time-Triggered Communication, 2000. Part 4.
- [12] A. Jestratjew and A. Kwiecien. Performance of HTTP Protocol in Networked Control Systems. *IEEE Transactions on Industrial Informatics*, 2012.
- [13] Martin Lukasiewycz, Michael Glaß, Jürgen Teich, and Paul Milbredt. Flexray schedule optimization of the static segment. In CODES+ISSS, pages 363–372, 2009.
- [14] P. Marti, A. Camacho, M. Velasco, and M. E. M. Ben Gaid. Runtime allocation of optional control jobs to a set of can-based networked control systems. *IEEE Transactions on Industrial Informatics*, 2(4), 2010.
- [15] Adolfo Martinez and Paulo Tabuada. On the benefits of relaxing the periodicity assumption for networked control systems over CAN. In *RTSS*, pages 3–12, 2009.
- [16] Alejandro Masrur, Dip Goswami, Samarjit Chakraborty, Jian-Jia Chen, Anuradha Annaswamy, and Ansuman Banerjee. Timing analysis of cyber-physical applications for hybrid communication protocols. In *DATE*, pages 1233–1238, March 2012.
- [17] Alejandro Masrur, Dip Goswami, Reinhard Schneider, Harald Voit, Anuradha Annaswamy, and Samarjit Chakraborty. Schedulability analysis of distributed cyber-physical applications on mixed time-/event-triggered bus architectures with retransmissions. In SIES, pages 266–273, June 2011.
- [18] K.S. Narendra and A.M. Annaswamy. Stable Adaptive Systems. Dover Books on Electrical Engineering Series. Dover, 2005.
- [19] Paul Pop, Petru Eles, and Zebo Peng. Schedulability-driven communication synthesis for time triggered embedded systems. *Real-Time Systems*, 26(3):297– 325, 2004.
- [20] T. Pop, P. Pop, P. Eles, Z. Peng, and A. Andrei. Timing analysis of the FlexRay communication protocol. *Real-Time Systems*, 39:205–235, 2008.
- [21] Traian Pop, Petru Eles, and Zebo Peng. Design optimization of mixed time/event-triggered distributed embedded systems. In CODES+ISSS, pages 83-89, 2003.
- [22] George C. Reis. Some properties of indefinite matrices related to control theory. *IEEE Transactions on Automatic Control*, 12(6):789–790, December 1967.
- [23] Ken Tindell, Alan Burns, and Andy J. Wellings. An extendible approach for analyzing fixed priority hard real-time tasks. *Real-Time Systems*, 6(2):133–151, 1994.
- [24] H. Zeng, M. D. Natale, A. Ghosal, and A. Sangiovanni-Vincentelli. Schedule optimization of time-triggered systems communicating over the FlexRay Static Segment. *IEEE Transactions on Industrial Informatics*, 7(1), 2011.

[25] Fumin Zhang, Klementyna Szwaykowska, Wayne Wolf, and Vincent John Mooney III. Task scheduling for control oriented requirements for cyberphysical systems. In *RTSS*, pages 47–56, 2008.