PLUGGABLE INTERCONNECT TECHNOLOGY FOR Electro-Optical PCBs

Research and Development Synopsis

atex•

XV

Dave Milward, Ken Hopkins, Richard Pitwon

2nd International Symposium on Photonic Packaging Messe München

13th November 2008

2 Contraction



- Research objectives
- Commercial design benefits of optical waveguides
- Optical backplane connection architecture
- Electro-optical backplane design
- Active pluggable optical connector
- Demonstration assembly

























Хуга

Data storage systems increasing in complexity, density and speed

Storage demand increasing

- □ Manage more storage
- □ Increased complexity

Data rates increasing

- □ Data access speeds:
 - $\square \ 3 \ Gb/s \ SAS \rightarrow 6 \ Gb/s \ SAS$
 - □ 10 Gb/s Gigabit Ethernet
 - □ <u>12 Gb/s SAS</u>

Disk sizes decreasing

- $\square \quad 3.5" \rightarrow 2.5" \rightarrow 1.8" \rightarrow 1"$
- □ Increased system density







Key Research Objectives

- □ Investigate optical PCB technology
- □ Identify technology challenges
- Develop optical PCB and connector technology
- □ Integrate OPCB backplanes into storage systems
- Drive commercial proliferation





<u>Splitters</u>

1 – n signal power splitters possible
n determined by loss budget





Source: IBM Zürich

Source: Exxelis

<u>Crossovers</u>

- □ Trace crossovers possible on same layer
- □ Different crossover angles possible







Source: Exxelis



Right Angled bends (in-plane)

Avoids minimum bend radius restrictions
 Allows high density routing solutions

Right Angled bends (out-of-plane)

Eases optical signal insertion / extraction
 Optical vias possible







High speed optical signal drivers require less power

Comparison of photonic drivers with high speed electronic signal drivers:

- Altera PowerPlay to simulate XAUI interface against
- Current power consumption specs for VCSEL, VCSEL drivers, photodiodes,

TIA/LA

57% power reduction in high speed signal drivers @ 10 Gb/s



PCB thickness reduction

□ Higher density and crossover solutions allow:

- Reduction in PCB layer count
- At least 40% reduction in thickness

PCB area reduction

□ Increased bandwidth density allows:

- Reduction in functional area of I/O
- At least 25% reduction in board area







Butt-coupled connection approach without 90° deflection optics





Waveguide illuminated through butt-coupled fibre connection



ELECTRO-OPTICAL BACKPLANE DESIGN





Electro-Optical Backplane

Compact PCI architecture

- □ 10 electrical layers for power
- and C-PCI bus signals

- □ 1 optical layer for 10 Gb/s traffic
- □ 4 optical PCB connector sites

C-PCI slots for line cards



Parallel Optical Transceiver

- Small form factor
- Quad transceiver
- □ 10 Gb/s per channel
- Microcontroller with I²C interface



Backplane Connector Module

- Automated connector mechanism
- □ High precision alignment



Engagement process

- Optical transceiver interface floats
- □ Backplane receptacle "funnels" connector
- □ Cam followers force optical interface up
- Optical transceiver lens butt-couples to

backplane lens









HIGH SPEED SWITCHING LINE CARD



DEMONSTRATION ASSEMBLY



xyratex•

GUI control interface

- Remote admin
- □ XFP control
- □ Crosspoint switch configuration
- □ Full transceiver control (VCSEL/PIN settings)
- Selectable between any line card in system

Crosspoint Switch control



XFP contro	PLPI cm2 to a basing a		C Internet	TP 0	XFP 1	Saut 1	H Device: 1	P 3	
		R	COLO Version 1	yratex (Tx Dptica	al Rese	arch ar	eLED 4 Between Array Toppe Training Control (1998) Receiver Array Toppe (1998) And Development	5
			ownghit Xon at eo	. 2507					
		Tave 11.2551	Source IP 10.0.56.11	Norse poliaripace	Device ID	BAP Index	0/fret 0x000003900	Date	Refum Yolae 000000000000000000000000000000000000
		Tree 11.2551 11.2551 11.2552	Source IP 10.0.56.11 10.0.56.11	Name poSar5pace poSar5pace	Device ID 1 1	BAR Index 2 2 2	0/f5et 6x00003800 0x00003800	Data 00000000000000000000000000000000000	Refum Yalue 000000000000000000000000000000000000
		Tree 11/25/51 11/25/51 11/25/51 11/25/51 11/25/51 11/25/51 11/25/51	Source P 10.9.56.11 10.9.56.11 10.9.56.11 10.9.56.11 10.9.56.11	Name pollaripace pollaripace pollaripace pollaripace	Device ID 1 1 1 1 1	BAR Index 2 2 2 2 2 2 2	0ffset 0x0000000 0x0000000 0x0000000 0x0000000	544a	Refum Value 000000000000000000000000000000000000
		Tree 11.25.51 11.25.52 11.25.52 11.25.52 11.25.52 11.25.53 11.25.53	Source IP 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11	Name polaripace polaripace polaripace polaripace polaripace	Device ID I I I I I I I I I I	BAP Index 2 2 2 2 2 2 2 2 2 2 2	0/Feet 0x00000000 0x00000000 0x00000000 0x000000	DW6	Return Value B000000000000000000000000000000000000
		Tare Tare 11.2551 11.2551 11.2551 11.2552 11.2552 11.2552 11.2555	30arce P 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11	Name polaripace polaripace polaripace polaripace polaripace polaripace	Device ID 1 1 1 1 1 1 1 1 1 1	84P. Index 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0/Freet 0x00000000 0x00000000 0x00000000 0x000000	544.0 0000000000000000000000000000000000	Bedue Yalar 00000000000000000000000000000000000
		The 11.2551 11.2552 11.2552 11.2552 11.2552 11.2552 11.2552 11.2552 11.2552 11.2552	Source IP 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11	Name pollaripaca pollaripaca pollaripaca pollaripaca pollaripaca pollaripaca pollaripaca pollaripaca pollaripaca pollaripaca	Device ID 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	04P Index 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0/Feet 0.0000000 0.00000000 0.00000000 0.000000	544	
		Tree 11.22551 11.22551 11.22552 11.25552 11.2555 11.25552 1	Source IP 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11	Name politripace politripace politripace politripace politripace politripace politripace politripace politripace politripace politripace politripace politripace	Device ID 1 1 1 1 1 1 1 1 1 1 1 1 1	04P Index 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0/Freet 0.00000000 0.00000000 0.00000000 0.00000000	544 00000000000000000000000000000000000	
		Time 11.225.51 11.225.52 11.255.52 11.255.555.52 11.255.555.555.555.555.555.555.555.555.5	Source IP 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11	Name polaripace polaripace polaripace polaripace polaripace polaripace polaripace polaripace polaripace polaripace polaripace	Device ID I I I I I I I I I I I I I	884 Index 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0/Teet 0.00010800 0.0000800 0.00010800 0.0000000 0.0000000 0.00000000 0.00000000	544	
		The Tree 1 12251 112551 112552 1125555 1125555 1125555 1125555 1125555 1125555 1125555 11255555 1125555 1125555 11255555 11255555 11255555 1125555555	Source D 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11	Name poliaripace poliaripace poliaripace poliaripace poliaripace poliaripace poliaripace poliaripace poliaripace poliaripace poliaripace	Device ID 1 1 1 1 1 1 1 1 1 1 1 1 1	884 Index 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0/Teet 0.00010800 0.00010800 0.00010800 0.00010800 0.00010800 0.00010800 0.00010800 0.00010800 0.00010800 0.00010800 0.00010800 0.00010800 0.00010800 0.00010800 0.00010800	544 00000000000000000000000000000000000	
		The Tree 11/2014	Source D 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11 10.0.26.11	Name polaripace polaripace polaripace polaripace polaripace polaripace polaripace polaripace polaripace polaripace polaripace polaripace polaripace polaripace polaripace	Device ID 1 1 1 1 1 1 1 1 1 1 1 1 1	844 Invite: 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	017red 0.00010800 0.0000000 0.00000000 0.00000000 0.000000	144 000000000000000000000000000000000000	
	a 🦉	The Tree 11/2/51 11/2/50 11/2/	Source D 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11 10.0.56.11	Name pdiargone pdiargone	Device ID 1 1 1 1 1 1 1 1 1 1 1 1 1	844 Index 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0/Fiel 0.02038830 0.0000880000000000		

Optical Research and Development Activities

Storlite Project

- Academic industrial collaboration project
- UK government (DTI) funded R&D initiative
- Purpose:Investigation of optical backplane system
connection system and prototype development
- Duration: June 2003 November 2005
- Status: Completed

Candeo Project

Industrial collaboration project

- **Purpose:** Commercialisation of optical backplane connection technology
- Status: Current

IeMRC OPCB Project

- Academic industrial collaboration project
- UK government (IeMRC) supported project
- **Purpose:** Investigation into EOPCB manufacturing techniques
- Status: Current



STORLITE PROJECT



Aim

- □ Investigate optical backplane technology
- □ Identify key challenges to implementation
- Develop technology solutions

Project Funding

□ Part funded by **DTI**

Status

Completed in November 2005

Partners

















Aim

- □ Investigate multiple methods of fabricating optical waveguides
- □ Identify most suitable method for mass production of optical PCBs

Project Funding / Status

- □ Part funded by <u>IeMRC</u> (EPSRC funding body)
- □ Currently Active





Partners





Aim

- □ Commercial development of optical backplane connection technology
- □ Based on prototypes developed during DTI LINK project: "Storlite"
- □ System design and integration of OPCB technology

Project Funding / Status

- □ Part funded by Samtec in **Industrial Collaboration Agreement**
- □ Currently Active





xyratex.

Partners



ELECTRO-OPTIC PCB DEVELOPMENT CHAIN



Research and Development Overview | Richard Pitwon

XYRATEX PRESENCE IN ELECTRO-OPTIC PCB DEVELOPMENT CHAIN



Press Release

Optical Backplane Technology for Drive Arrays (5th January 2006)

Publications

Design and Application of an Optical Backplane Connection System (Tec Preview – DesignCon 2007)

An Optical Backplane Connection System With Pluggable Active Board Interfaces (Conference paper – OCSN 2006) (Xyratex white paper – available)

Pluggable Optical Backplane Connector Technology (Xyratex white paper – available)

www.xyratex.com

Intellectual Property

11 patents / patent applications relating to optical PCB interconnect, communication structures and methodologies



























Achievements

- □ SFF pluggable active optical PCB connector prototype constructed:
 - Transceiver functional, connector mechanically functional
- □ Hybrid electro-optical backplane designed and constructed
- □ Full demonstration assembly constructed:
 - Electrically, electronically and mechanically functional
- □ Software interface designed and functional

Results

□ Characterisation results to be available in early 2009



Thank you for your Attention

Dave Milward Development Manager Ken Hopkins Hardware Architect **Richard Pitwon** Senior Photonics Engineer

E-mail: <u>dave milward@xyratex.com</u>

E-mail: <u>ken hopkins@xyratex.com</u>

E-mail: rpitwon@xyratex.com

