

Applications of the Genetic Algorithm Optimisation Approach in the Design of High Efficiency Microwave Class E Power Amplifiers

Qing Lu

A thesis submitted in partial fulfilment
of the requirements of the
University of Northumbria at Newcastle
for the degree of
Doctor of Philosophy

Research undertaken in the Faculty of Engineering and
Environment UK

2012

Abstract

In this thesis Genetic Algorithm Optimisation Methods (GA) is studied and for the first time used to design high efficiency microwave class E power amplifiers (PAs) and associated load patch antennas.

The difficulties of designing high efficiency PAs is that power transistors are highly non linear and classical design techniques only work for resistive loads. There are currently no high efficient and accurate procedures for design high efficiency PAs. To achieve simplified and accurate design procedure, GA and new design quadratic equations are introduced and applied.

The performance analysis is based on linear switch models and non linear circuitry push-pull methods. The results of the analytical calculations and experimental verification showed that the power added efficiency (PAE) of the PAs mainly depend on the losses of the active device itself and are nearly independent on the losses of its harmonic networks. Hence, it has been proven that the cheap material PCB FR4 can be used to design high efficiency class E PAs and it also shown that low Q factor networks have only a minor effect on efficiency, allowing a wide bandwidth to be obtained.

In additional, a new procedure for designing class E PAs is introduced and applied. The active device (ATF 34143) is used. Good agreement was obtained between predicted analyses and the simulation results (from Microwave Office (AWR) and Agilent ADS software). For the practical realization, class E PAs were fabricated and tested using PCB FR4. The practical results validate computer simulations and the PAE of the class E PAs are more than 71% and Gain is over 3.8 dB when input power (P_{in}) is equal to 14 dBm at 2 GHz.

Acknowledgement

I would like to thank my director of studies, Professor S. Danaher for his advice, guidance, support and constant enthusiasm throughout this work. I would also like to thank him for proof reading this thesis, and for giving me the opportunity to undertake my studies within his research group in the first place.

Sincere thanks also go to Professor Z. Ghassemlooy, Professor E. Korolkiewicz and Professor A. Sambell of Edinburgh Napier University, who are my first, second and third supervisors in that order, for providing invaluable help and advice throughout this work. Thanks must also go to the entire academic and technical members, especially Dr Edward Bentley, Dr David Johnson and Mr Wichian Ooppakaew for helping me out from time to time.

I would also like to thank my colleagues in the Optical Communications Research Group, both past and present, for sharing a few laughs with me and generally making my time in Newcastle a very enjoyable experience.

I specially thank my family, especially my wife – Xiao Liu, for their constant support, patience, understanding and encouragement throughout the duration of this work.

Declaration

I declare that the work contained in this thesis has not been submitted for any other award and it is my own work.

Name:

Signature:

Date:

To my dear Mum

Contents

Abstract.....	i
Acknowledgement	i
Declaration.....	ii
List of Figures	viii
List of Tables	i
Glossary of Symbols	i
Glossary of Acronyms	v
Parameters of Substrates	vii
1) PCB FR4 Substrates	vii
2) Duroid 5870 Substrates	vii
Chapter 1 Introduction	1
1.1 Background.....	1
1.2 Aims and Objectives	2
1.3 Research Motivation and Contribution of the Thesis	4
1.4 Organization for the Thesis.....	5
Chapter 2 Review of Genetic Algorithms and Case Study.....	12
2.1 Introduction.....	12
2.2 Review of the Implementation for the Genetic Algorithm	13
2.3 Review and Basic Design Equations of a Patch Antenna.....	16
2.4 Implementation of GA in the Design of Patch Antennas	18
2.5 Comparison of Predicted, Modelled and Practical Results of the Designed Antenna...21	
2.6 Summary	23
Chapter 3 Literature Review and Theory of Class E Power Amplifiers.....	24
3.1 Introduction.....	24

3.2 Review of the Derivation of the Voltage / Current Waveforms and Optimum Load Impedance for a Class E Amplifier.....	25
3.2.1 Derivations of the Equations Assuming R_{on} the Turn on Resistance of an Active Device are Equal to Zero	26
3.2.2 Derivations of the Equations for Voltage/Current Waveforms for R_{on} not equal to Zero.....	30
3.2.3 Derivations of New Equations for the Voltage/Current Waveforms and Optimum Impedance.....	36
3.3 Summary.....	39
Chapter 4 Overview the Effect of Amplifier Losses on the Efficiency of D.C. to A.C. Power Conversion	41
4.1 Introduction.....	41
4.2 Effect of the Load Harmonic Currents on Efficiency.....	42
4.3 Effect of R_{on} on the Efficiency of Power Conversion	48
4.3.1 For the Condition when the Voltage Waveform at Half Period is Zero	48
4.3.2 Effect on the Efficiency for the Condition when the Voltage Waveform at Half Period Are equal but not Zero.....	52
4.3.3 Application of Genetic Algorithm to Obtain Maximum Efficiency.....	52
4.4 Effect of Losses of Different Load Harmonic Networks on the Efficiency	57
4.4.1 Modelling with Ideal R_L_C Parallel Circuits	57
4.4.2 Modelling with Ideal Transmission Lines	60
4.5 Summary.....	62
Chapter 5 Effect of the Losses in the Load Harmonic Networks on Amplifier Efficiency.....	63
5.1 Introduction.....	63
5.2 Review of S Parameters of Two Port Networks Using Unequal Source and Load Impedance.....	64
5.3 Modelling Losses in Microstrip Transmission Lines and Harmonic Networks	68
5.4 Design of the Load Harmonic Networks to the Second and Third Harmonic and the Effect of Losses on the Efficiency of Power Conversion	71

5.4.1 Losses in a Suppressed Second Harmonic Network.....	72
5.4.2 Losses in a Suppressed Second and Third Harmonics Network.....	80
5.5 Summary	97
Chapter 6 Design of High Efficiency Stabilized Class E Amplifiers Using a Nonlinear Active Device	98
6.1 Introduction.....	98
6.2 Literature Review of Active Device Models	99
6.3 Review of the Nonlinear Analytical Methods for Class E Amplifiers	101
6.4 Stability Analysis for Class E Amplifiers.....	102
6.5 Review of High Frequency Nonlinear Model of a Given FET.....	103
6.6 Determine the Turn-on Resistance (R_{on}) and Turn-off Resistance (R_{off}) for the Given FET	103
6.7 Determine the Shunt Capacitance (C_s) Across the Active Device of the Class E PA .	105
6.8 Design Matching Networks for the Class E Amplifier.....	106
6.9 Design of a High Efficiency Stabilized Class E Amplifier using Microstrip Lines	111
6.10 Simulation Results of the Class E Amplifier using PCB-FR4.....	114
6.11 Implementation and Measurement.....	119
6.12 Summary	125
Chapter 7 Conclusions and Future Work.....	127
7.1 Conclusions.....	127
7.2 Future Work.....	129
7.2.1 Investigating on Increasing the PAE of the designed Class E PAs	130
7.2.2 Investigating on Increasing the Bandwidth of the Load Patch Antennas	130
References.....	133
Appendix A Design of a Probe Fed Dual Frequency Patch Antenna	141
Appendix B Concepts of Class E Power Amplifiers	143
B.1 Derivation of the Equations for the Voltage and Current Waveforms for $R_{on} \neq 0$	143

B.2 Derivation of the I_{dc} and the Optimum Impedance at the Design Frequency where $R_{on} = 0$	145
B.3 Derivations of New Equations for the Voltage/Current Waveforms and Optimum Impedance	146
B.4 Matlab Program to Determine ‘ a_r ’ and ‘ ϕ_r ’ in (B.17)	148
Appendix C Using GA to Investigate the Class E Amplifier	149
C.1 GA is used to investigate the Ideal Load Harmonic Networks for Class E Amplifiers ($R_{on} = 0$)	149
C.2 GA is used to investigate the Optimum Load Harmonic Networks for Class E Amplifiers ($R_{on} \neq 0$)	150
Appendix D Investigate the Losses of the Harmonic Networks of Class E PAs.....	153
D.1 Losses in a Suppressed Second Harmonic Network using Duroid 5870	153
D.2 Losses in a Suppressed Second and Third Harmonics Network using Duroid 5870..	154

List of Figures

Figure 1.1: Summary of thesis contributions	7
Figure 2.1: Flow chart of the GA Implementation [52].....	13
Figure 2.2: Roulette wheel selections: Before spin of the wheel.....	14
Figure 2.3: Roulette wheel selections: After spin of the wheel ten times.....	15
Figure 2.4: TM ₁₀ and TM ₀₁ modes of a patch antenna and four possible feed positions.....	16
Figure 2.5: Photograph of the fabricated patch antenna.	21
Figure 2.6: Predicted and practical results for the return loss.....	22
Figure 2.7: Polar patterns at (a) 1.85 GHz and (b) 2.4 GHz	23
Figure 3.1: Model of an ideal class E amplifier.....	26
Figure 3.2: Switch waveforms: (a) voltage and (b) current	29
Figure 3.3: the optimum input impedance of the ideal load harmonic Vs design frequency (f_s)	30
Figure 3.4: Switch waveforms: (a) voltage and (b) current with the variable resistances (R_{on}) (in Ω).....	34
Figure 3.5: Optimum solutions $Y(a_r, \varphi_r)$ of (3.26) using variable a_r and φ_r	38
Figure 3.6: Switch waveforms: (a) voltage and (b) current with the variable resistors (R_{on}) (in Ω)	38
Figure 4.1: Simplified form of the load harmonic network	42
Figure 4.2: Simulation results (a) in dB and (b) in absolute values.....	45
Figure 4.3: Simulation of a class E output circuit using Agilent ADS software	47
Figure 4.4: Efficiency of the amplifier vs. design frequency using ADS ($Q = 10$).....	50
Figure 4.5: Voltage (in V) and current (in A) waveforms of the class E PA ($R_{on} = 5 \Omega$) at 2 GHz.....	50
Figure 4.6: Voltage (in V) and current (in A) waveforms of the class E PA ($R_{on} = 5 \Omega$) at 2.2 GHz.....	51
Figure 4.7: Optimum solutions η_{max} of (4.16) using variable a_r and φ_r	53
Figure 4.8: Voltage and current waveforms of the class E PA ($R_{on} = 0.01 \Omega$).....	54
Figure 4.9: Voltage and current waveforms of the class E PA ($R_{on} = 5 \Omega$).....	55
Figure 4.10: Optimum load impedance, R_{opt} vs. variable turn on resistance, R_{on}	56
Figure 4.11: Optimum efficiency vs. variable turn on resistance, R_{on}	57

Figure 4.12: Simulation of a class E output circuit using Parallel tuned circuits	58
Figure 4.13: Voltage and current waveforms of the class E PA ($R_{on} = 5 \Omega$)	59
Figure 4.14: Spectrum frequencies of the load voltage (a) and current (b) ($R_{on} = 5 \Omega$)	59
Figure 4.15: Simulation of a class E output circuit using transmission lines	60
Figure 4.16: Voltage and current waveforms of the class E amplifier ($R_{on} = 0.01 \Omega$)	61
Figure 4.17: Spectrum frequencies of the load current (in A) (a) and voltage (in V) (b) ($R_{on} = 0.01$)	61
Figure 5.1: Block diagram of two ports networks	64
Figure 5.2: Signal flow graphs which for a two port network	67
Figure 5.3: (a) Tline in Series with Resistance ' R '; (b) Tline in Series with the $Mline$	69
Figure 5.4: Resistances, R , as a Function of Length for PCB FR4	70
Figure 5.5: Resistances, R , as a Function of Length for RT Duroid 5870	70
Figure 5.6: Harmonic Networks Using PCB and Duroid 5870 Substrates (a) MLines, (b) Modelled using TLines in Series with Resistance, R	72
Figure 5.7: The obtained S-parameters (a) S_{11} , (b) S_{22} using FR4 substrate and (c) S_{21} using both substrates	75
Figure 5.8: The switch voltage / current waveforms and efficiency (a) PCB FR4 Substrate ..	76
Figure 5.9: Obtain optimum S parameters: S_{11} and S_{22}	77
Figure 5.10: S Parameters for PCB FR4 Substrate and Duroid 5870 Substrate	78
Figure 5.11: PCB FR4 Substrate: Voltage (a) and current waveforms (b)	78
Figure 5.12: Duroid Substrate Voltage (a) and current waveforms (b)	79
Figure 5.13: Four Different Harmonic Networks up to the Third Harmonic	81
Figure 5.14: Real part of Input Impedance of the Four Networks operating at 2, 4 and 6 GHz	83
Figure 5.15: Imaginary part of Input Impedance of the Four Networks operating at 2, 4 and 6 GHz	85
Figure 5.16: Obtain optimum S parameters: S_{11} and S_{22}	86
Figure 5.17: Obtain optimum S parameters: S_{21}	86
Figure 5.18: The switch voltage (in V) (A) /current (in A) (B) waveforms	88
Figure 5.19: Two port networks: (a) Microstrip Line Model, and (b) Equivalent Transmission Line with R Model for PCB FR4 and Duroid 5870 Substrates	89
Figure 5.20: Input Impedance (in Ω) of the load harmonic networks using (a) PCB FR4 substrate and (b) Equivalent circuits with R	92
Figure 5.21: The obtained S-parameters using FR4 substrate (a) S_{11} , (b) S_{22} and (c) S_{21}	94

Figure 5.22: The frequency response of S_{21} using PCB FR4 for the four topologies circuits using (a) Tlines with R and (b) Mlines	95
Figure 6.1: Nonlinear MOSFET (a) and MESFET (b) models with extrinsic elements	100
Figure 6.2: Topology of source/load-pull measurement systems	101
Figure 6.3 Typical I-V curves ($V_{GS} = -0.2$ V per step) [14].....	103
Figure 6.4 From the I/V curves to determine the DC resistances	104
Figure 6.5: Transistor with inherent and external capacitances.....	105
Figure 6.6: Ideal load harmonic networks for the class E amplifier	107
Figure 6.7: Input impedance of the load harmonic network.....	108
Figure 6.8: Switch current waveform (I_{ds}) of the load harmonic network.....	109
Figure 6.9: Switch voltage waveform (V_{ds}) of the load harmonic network.....	109
Figure 6.10: Input impedance of the class E amplifier with a 1PF shunt capacitor.	110
Figure 6.11: Input impedance of the class E amplifier with a stabilized resistor (R_s).....	110
Figure 6.12: the topology of a class E amplifier with a stabilized resistor (R_s) using the topologies from chapter 5 (see Fig. 5.8 (b)).....	112
Figure 6.13: Simulation block diagram using AWR software.....	114
Figure 6.14: Current and voltage waveforms using AWR software.....	115
Figure 6.15 Simulated stability responses	115
Figure 6.16: Simulated S_{11} at $P_{in} = 12$ dBm.....	116
Figure 6.17: Simulated S_{22} at $P_{in} = 12$ dBm.....	116
Figure 6.18: Simulated S_{12} at $P_{in} = 12$ dBm.....	117
Figure 6.19: Simulated Gain when $P_{in} = 12$ dBm.....	117
Figure 6.20: The simulated PAE of the designed class E PA.....	118
Figure 6.21 Photograph of the fabricated class E PA	119
Figure 6.22: The block diagram of the measurement setup.....	120
Figure 6.23: A typical measurement setup for the power amplifier	120
Figure 7.1 Input impedance of the dual frequency patch antenna	130
Figure 7.2 The top view (a), side view (b), after fabricated of the circular polarised broadband slot patch antenna.....	131
Figure 7.3 Equivalent circuit of circular polarized cross slot patch antenna.....	132

List of Tables

Table 2.1: Obtained dimensions, probe position and return loss for the three objective functions.....	20
Table 3.1: Effect of R_{on} on the parameters a_r , φ_r and I_{dc}	34
Table 3.2: Effect of R_{on} on the optimum load impedance.....	36
Table 3.3: Input impedance of the external load harmonic network vs. turn ‘on’ resistor (R_{on}) using optimum values of a_r , φ_r , $2 k_I $, and θ_v	39
Table 4.1: Load harmonic current and harmonic switch voltage Vs variable Q factor	46
Table 4.2: Effect of Q on efficiency and efficiency bandwidth from ADS simulation	47
Table 4.3: Comparison of the Effect of R_{on} on the Predicted and Simulated Results ($Q = 5$)	49
Table 4.4: Effect of R_{on} on the predicted and simulated results ($Q = 5$)	52
Table 4.5: Effect of R_{on} on the predicted and simulated results ($Q = 5$)	54
Table 4.6: Effect of R_{on} on the predicted and simulated results ($Q = 5$)	56
Table 5.1: Equivalent resistances of variable microstrip lines using PCB FR4 substrate ($Z_0 = 50 \Omega$)	73
Table 5.2: Equivalent resistances of variable microstrip lines using Duroid 5870 substrate ($Z_0 = 50 \Omega$).....	73
Table 5.3: Comparison of the efficiency using difference substrate	76
Table 5.4: Power conversion efficiencies for the Two Models of the Harmonic Networks ...	80
Table 5.5: Comparison of the efficiency using difference substrate	88
Table 5.6: Equivalent resistances of variable microstrip lines using PCB FR4 substrate ($Z_0 = 50 \Omega$) (Total length = 52.9 mm).....	91

Table 5.7: Efficiency of Power Conversion for Mlines and Equivalent Tlines with Resistance R , and, Total Lengths of Mlines.....	96
Table 6.1: the relationship between the stabilized resistors (R_s) and the power added efficiency.....	111
Table 6.2: The dimensions of the class E amplifier with dc block capacitance ($C=100$ pF).113	
Table 6.3: the relationship between the stabilized resistors, R_s , and the power added efficiency, PAE.....	113
Table 6.4: Gain and PAE vs. input power at 2 GHz.....	123
Table 6.5: Response of Gain by sweeping frequency from 1 to 3 GHz at various input power (P_{in}).....	124

Glossary of Symbols

c	Speed of light in free space
C_{block}	DC block capacitor
C_{ds}	Drain-source capacitance
C_{gs}	Gate-source capacitance
C_{gd}	Gate-drain capacitance
C_{pg}	Pad capacitance at gate
C_{pd}	Pad capacitance at drain
C_s	The external capacitor for the active device
dB	Decibel
f_s	Design frequency
f_0	Resonant frequency for load networks
G	Green's function
G_1	Radiation conductance
G_{12}	Mutual conductance
g_m	Transconductance
H	Thickness of the substrate of the microstrip line

I_{dc}	DC drain current
I_{max}	Maximum current
I_n	N^{th} component of the drain current
J	Current density
$k_{m,n}$	Wavenumber of TM_{mn} modes in dielectric
k_0	Phase constant in free space (β)
L	Length of the microstrip line
L_{choke}	AC choke inductor
L_d	Drain bonding lead inductance
L_g	Gate bonding lead inductance
L_s	Source bonding lead inductance
ΔL	Line extension due to fringing fields
P_{dc}	DC input power
P_{out}	AC output power
R_d	Drain bonding lead resistance
R_{ds}	Drain-source resistance
R_g	Gate bonding lead resistance
R_i	Gate charging resistance

R_L	Load Resistance
RL	Return loss
R_{off}	Resistance of an active device when switched off
R_{on}	Resistance of an active device when switched on
R_s	Source bonding lead resistance
$\tan \delta$	Dielectric loss tangent
T	Thickness of the copper patch
V_n	N^{th} component of the drain voltage
V_{dc}	DC source voltage
V_{gs}	Gate-source current
V_{ds}	Drain-source voltage
V_{dd}	Drain bias voltage
V_{gg}	Gate bias voltage
V_p	Pinch-off voltage
V_{out}	Output voltage
Y	Characteristic admittance
W	Width of the microstrip line
$Z_{in}(nf_s)$	Harmonic impedance for the load

Z_L	Load impedance
Z_0	Characteristic impedance
Z_S	Source impedance
α	Attenuation constant
ξ_n	Phase of the n^{th} harmonic component of the drain current
ψ_n	Phase of the n^{th} harmonic component of the drain voltage
λ	Wavelength
θ	Electrical length
γ	Propagation constant
ϵ_0	Permittivity of free space
ϵ_r	Relative permittivity of dielectric or dielectric constant
ϵ_{reff}	Effective permittivity of dielectric or dielectric constant
η_0	Impedance of free space
λ_0	Free-space wavelength
μ_0	Absolute permeability
σ_c	Conductivity of conductor

Glossary of Acronyms

ac	Alternate current
ADS	Advanced design system
AIA	Active integrator circuit
AR	Axial ratio
CP	Circularly polarised
dc	Direct current
FET	Field effect transistor
GA	Genetic Algorithm
LP	Linearly polarised
Mline	Microstrip line
PA	Power amplifier
PAE	Power added efficiency
PCB	Print circuit board
PSO	Particle swarm optimisation
RF	Radio frequency
SA	Simulated annealing

Tline

Ideal lossless transmission line

VSWR

Voltage standing wave ratio

WLAN

Wireless local area network

Parameters of Substrates

1) PCB FR4 Substrates

Substrate's thickness: $H = 1.575$ mm;

Loss tangent: $\tan \delta = 0.019$;

Dielectric constant: $\epsilon_r = 4.3$;

Thickness of the copper patch: $T = 0.035$ mm.

2) Duroid 5870 Substrates

Substrate's thickness: $H = 1.575$ mm;

Loss tangent: $\tan \delta = 0.0012$;

Dielectric constant: $\epsilon_r = 2.33$;

Thickness of the copper patch: $T = 0.035$ mm.

Chapter 1 Introduction

1.1 Background

Nowadays, high efficiency, low cost, broad bandwidth and size limitation are the challenges in modern wireless communication systems, which implies higher efficiency, cheap material application, low Q factor and active integrated circuits need to be designed [1-13]. Furthermore, it required simplifying the procedure of circuit design and to increase the efficiency of power consumption [14-25].

To avoid these losses and save energy, it is necessary to design high efficiency power amplifiers (PAs) [23, 26-32], especially class E PAs, which can achieve significantly higher efficiency than for conventional class B or C PAs [33-35].

The first high efficiency class E PA was proposed by Sokal *et al* in 1975 [36] where an external capacitor was placed at the output and in parallel with the active device. A series resonant load circuit with a high Q factor was used to obtain the required optimum impedance at the design frequency and very high impedances at the harmonics of the design frequency [2, 37, 38]. To reduce losses caused by transients in the voltage waveform the rise of the output voltage was delayed until after the active device was turned off and the output

voltage reached its minimum value with a slow turn on. Raab [39] by modelling the active device as a lossless switch derived the design equations assuming 50% duty cycle. Kazimierczuk [4] analysed this amplifier circuit for a range of Q factor and duty cycle, while Gaudio [40] produced an exact analysis, where the characteristics of the active device were included. In [28] explicit design equations were derived where the effect of a finite value of the choke inductance was taken into account. Grebennikov [17, 28, 41] showed that the efficiency of power conversion reduces when the operation frequency is higher than the maximum frequency and if the VSWR of the load decreases. In [42, 43] Jaeger investigated how the losses in the load network and the finite switching time affect the efficiency of power conversion. A push-pull power amplifier with the two transistors driven with a phase difference of 180° was used to improve the efficiency by reducing the even harmonics in the load resistor. In [26] a symmetrical push-pull amplifier had a load resistor connected in parallel with a capacitor and the active device was driven 'on' and 'off' within in each of the half-operating period.

There has been a continuous interest from researchers and industrial sectors in the application of high efficiency PAs. Recently, most of the challenges of design of high efficiency PAs are to simplify the design procedure and even increase the efficiency of the current PAs. [44, 45]

1.2 Aims and Objectives

From the above explanation and analysis, it can be seen that it is hard to design high efficiency PAs. Not only are relevant concepts of design of high efficiency PAs using nonlinear transistors lacking, but also lacking is a normal design procedure which increases both the cost and research period. To avoid this complexity, in this project a novel procedure

of design of high efficiency PAs has been described to reduce the research cost, and shorten the design period. This has been achieved by using a novel optimum Genetic Algorithm (GA) based method [46, 47].

In the design of power amplifiers, there are a large number of design parameters but an insufficient number of equations to obtain a unique solution, or even to satisfy all the identified objectives. Consequently once the relative importance of the objectives has been decided it is possible to use stochastic search methods such as simulated annealing (SA) [48, 49], particle swarm optimisation (PSO) [50, 51] or GA [52, 53] to obtain a global solution from the multi-dimensional space. SA models a slow cooling process of metals in a liquid state; PSO models the social behaviour of a school of fish or flock of birds while GA models evolution and genetic recombination in nature. All the above optimization methods provide good solutions, without the necessity of applying rigorous mathematics to obtain closed form analytical solutions. It has been decided as discussed in the abstract to use GA to obtain optimum designs. In Chapter 2 the basic principles and implementation of GA are initially reviewed. Then GA is applied to optimise the design of a probe fed dual frequency matched patch antenna and the results of this research have been published [54].

To achieve high efficiency of the current class E PAs, the losses of required harmonic networks will be investigated. A new concept will be described, which has proved that high Q harmonic networks are not necessary [55]. This allowed a low $Q = 1.9$ to be used and efficiency of 85 % to be obtained. At microwave frequencies lumped elements of the load network are normally replaced by transmission lines. It is also shown in [56] the conditions to obtain good efficiency can be obtained by using a transmission line harmonic load network to satisfy the requirements up to the third harmonic. In chapter 3 the derivations of the published equations are reviewed for voltage/current waveforms and the required load

impedance at the design frequency to obtain maximum efficiency. Then new equations are derived for the voltage /current waveforms and for the optimum impedance at the design frequency.

To reduce the research cost, shorten the design period and save the energy of the wireless communication systems, a novel procedure for design of a high efficiency class E amplifier will be introduced in chapter 7. This uses the data sheet of an active device (ATF 34143) to obtain the turn-on resistance, R_{on} , and then the shunt capacitance, C_s , will be determined by using the obtained the R_{on} . The design of matching networks for the class E amplifier will be introduced and the simulation results will be given.

To reduce the fabrication cost, a cheap material (PCB FR4) substrate will be used to design the PAs and antennas. This will be the biggest challenge in this project and the final results will be compared with the other results, which were applied by using expensive materials, e.g. Duroid 5870 substrate.

1.3 Research Motivation and Contribution of the Thesis

1. Creation of GA optimisation methods for wireless communication systems design;
2. Creation of novel methods of reducing the losses of the active device (MESFET) and the load harmonic networks of the high efficiency class E PAs;
3. Implementation of GA for high efficiency class E PAs design;
4. Invention of a new research and design procedure of designing the harmonic network of the high efficiency class E PAs;

5. Practical results validate the above creations and inventions.

1.4 Organization for the Thesis

Chapter 2 initially reviews the basic concepts and the implementation of GA. In the case of a dual frequency antenna there are two objectives, as matching is required to be obtained at the two design frequencies. They are then used in the GA, to determine the optimum dimensions of the patch and the position of the probe feed, to satisfy the requirements for the return loss at each frequency. An excellent agreement is obtained between the predicted, modelled and practical results and based on this work a paper has been published [54].

In Chapter 3 the concepts of ideal class E power amplifiers are investigated. The active device is modelled as a switch in series with the R_{on} resistance and an ideal harmonic load is assumed. For the ideal case when R_{on} is equal to zero 100 % efficiency of power conversion was obtained. It is found that if R_{on} is finite the effect is to reduce input dc power, ac output power and cause the current/voltage waveforms to overlap.

In Chapter 4, the performance of the output stage for the class E amplifier is investigated, where the active device is still modelled as a switch in series with R_{on} . In [57] to reduce this loss caused by the harmonic currents, a high Q factor of the circuit is used. However if a high Q factor is used the efficiency bandwidth is reduced.

In Chapter 5 ideal lossless transmission lines (Tlines) are used in the initial design of harmonic networks for high efficiency power amplifiers and then practically realised using microstrip lines (Mlines). To reduce such complex analysis, the losses in a Mline are modelled as a Tline in series with a resistance. A novel method is proposed to determine this resistance as a function of the length of the Mline, which is realised using both inexpensive

PCB FR4 and expensive Duroid 5870 substrates (see Appendix D). Then for the above two line models, harmonic networks are designed up to the second and third harmonics and the obtained losses at the design frequency are compared. Finally, the effect of the losses with different harmonic networks on class E PAs is investigated.

In Chapter 6, the active device models are reviewed and the selected MESFET ATF34143 is described. A novel procedure for design of a high efficiency class E amplifier is introduced. Finally, the implementation and practical measurement are given by comparison.

Finally, Chapter 7 gives a summary of the thesis with overall conclusions and the suggestions for the future works.

These contributions are summarised in Fig. 1.1 and have led to the following publications and awards:




Figure 1.1: Summary of thesis contributions

1.5 List of Publications and Awards

Journal Papers:

1. Q. Lu, V. Nimbark, and E. Korolkiewicz, "Design a dual-frequency rectangular patch antenna", *Microwaves and RF Journal*, pp.102-108, October 2007.
2. Q. Lu, Z. H. Shaikh, and E. Korolkiewicz, "Application of a simplified probe feed impedance formula to the design of a dual frequency patch antenna," *Microwave and optical technology letters*, vol. 51, pp. 1161 - 1164, March 2009.

Conference Papers:

3. Q. Lu, E. Korolkiewicz, S. Danaher, Z. Ghassemlooy, and A. Sambell, "Optimum design of a probe fed dual frequency patch antenna using genetic algorithm," in *Pros. of the ARMMS RF & Microwave Society, Milton Hill House, Steventon, Oxfordshire, 20-21 April 2009*.
4. Q. Lu, A. Sambell, S. Danaher, E. Korolkiewicz, Z. Ghassemlooy, L. Liu, and D. Wu, "The effect of the turn 'On' resistance of an active device and the Q factor of the load harmonic network on the efficiency and efficiency bandwidth of a class E amplifier " in *2010 7th International Symposium on Communication Systems Networks and Digital Signal Processing (CSNDSP), Newcastle upon Tyne, 2010*, pp. 106-110.
5. L. Liu, Q. Lu, D. Wu, A. Sambell, and E. Korolkiewicz, "Determination of the transformers turn ratios and design of a circular polarised cross slot coupled antenna " in *2010 7th International Symposium on Communication Systems Networks and Digital Signal Processing (CSNDSP), Newcastle upon Tyne, 2010*, pp. 115 - 118.

6. D. Wu, E. Korolkiewicz, Q. Lu, and L. Liu, "To design and model a class F amplifier and investigate the effect of losses on the efficiency of dc to ac power conversion " in *2010 7th International Symposium on Communication Systems Networks and Digital Signal Processing (CSNDSP)*, 2010, pp. 119 -122.
7. Q. Lu, L. Liu, E. Korolkiewicz, A. Sambell, Z. Ghassemlooy, and S. Danaher, "Comparison of the Return Loss and Axial Ratio for Circular Polarized Square Patch Antenna Using Two Branch and Ring Coupler Feeds," in *PGNET 2010*, Liverpool John Moores University, UK, 2010, pp. 306-310.
8. Q. Lu "Review of Genetic Optimization Algorithm and its Application to the Design of a Dual Frequency Patch Antenna", Northumbria University Research Conference, 4 - 6 May 2011.
9. Q. Lu, S. Danaher, Z. Ghassemlooy, A. Sambell and E. Korolkiewicz "Modelling of Losses in Load Harmonic Networks of High Efficiency Class E Power Amplifiers", 1st IET "Active RF Devices, Circuits and Systems seminar" 12-12 Sept. 2011, Queen University of Belfast, pp 75 - 79.
10. Liu, L.; Ghassemlooy, Z.; Sambell, A.; Danaher, S.; Lu, Q.; Korolkiewicz, E., "Investigation of transformers' turn ratios and design procedure for an aperture coupled slot antenna", 1st IET "Active RF Devices, Circuits and Systems seminar" 12-12 Sept. 2011, Queen University of Belfast, pp 61 – 65.
11. Q. Lu, S. Danaher, Z. Ghassemlooy, A. Sambell and E. Korolkiewicz, "High Efficiency Amplifier for the Wireless Communication Systems", 2nd International Symposium on Environment-Friendly Energies and Applications (EFEA 2012), Newcastle upon Tyne, 25-27 June 2012, pp 576-579.

12. L. Liu, E. Korolkiewicz, Z. Ghassemlooy, A. Sambell, S. Danaher, Q. Lu, "Effect of Losses in an Active Device and Harmonic Network on the Efficiency of Class F and Inverse Class F Power Amplifiers", 2nd International Symposium on Environment-Friendly Energies and Applications (EFEA 2012), Newcastle upon Tyne, 25-27 June 2012, pp 580-584.
13. V. Nimbark, Q. Lu, E. Korolkiewicz and L. Liu, "Design of a Three Port Feed Matching Network for a Dual- Band and Dual -Polarized Rectangular Patch Antenna", International Conference on Signal Processing and Communications – 2012 (SPCOM 2012), the Indian Institute of Science (IISc), Bangalore, 22-25 July, 2012, pp 1-5.
14. Q. Lu, S. Danaher, Z. Ghassemlooy, A. Sambell and E. Korolkiewicz, "Design of high efficiency class E power amplifiers", 2nd IET Active RF Devices, Circuits and Systems seminar 3rd September 2012, the Rutherford Appleton Laboratory, Oxford (In print).

Presentations:

Oral Presentations:

1. Q. Lu, "Optimum design of a probe fed dual frequency patch antenna using genetic algorithm," in Pros. of the ARMMS RF & Microwave Society, Milton Hill House, Steventon, Oxfordshire, 20-21 April 2009.
2. Q. Lu, "High Efficiency Amplifier for the Wireless Communication Systems", 2nd International Symposium on Environment-Friendly Energies and Applications (EFEA 2012), Newcastle upon Tyne, 25-27 June 2012.

3. Q. Lu, "Design of high efficiency class E power amplifiers", 2nd IET Active RF Devices, Circuits and Systems seminar 3rd September 2012, the Rutherford Appleton Laboratory, Oxford.

Posters Presentations:

1. "Design of a Dual-frequency Antenna and Feed Network", 2008
2. "GA for Dual frequency patch antenna final", 2009
3. "Review of Genetic Optimisation Algorithm and its Application to the Design of a Dual Frequency Patch Antenna", Northumbria University Research Conference, 4 - 6 May 2011

Research Related Awards:

- 2011: Best PhD research student, Northumbria University, UK.
- 2011: IEEE UK-RI Communications Chapter Sponsorship (NOC 2011), Newcastle upon Tyne, UK.
- 2010: Best PhD research student, Northumbria University, UK.
- 2007: Best Poster Award, IET Competition, Durham, UK.

Chapter 2 Review of Genetic Algorithms and Case Study

2.1 Introduction

In the design of power amplifiers, antennas and their integration there are a large number of design parameters but an insufficient number of equations to obtain a unique solution or even to satisfy all the identified objectives. Consequently once the relative importance of the objectives has been decided it is possible to use stochastic search methods such as simulated annealing (SA) [48, 49], particle swarm optimisation (PSO) [50, 51, 58] or GA [52, 53, 59-64] to obtain a global solution from multi-dimensional space. SA models a slow cooling process of metals in a liquid state; PSO models the social behaviour of a school of fish or flock of birds while GA models evolution and genetic recombination in nature. All the above optimization methods provide good solutions without the necessity of applying rigorous mathematics [65] to obtain closed form analytical solutions. It has been decided as discussed in the abstract to use GA to obtain optimum designs. In this chapter the basic principles and implementation of GA is initially reviewed [61, 66-71]. Then GA is applied to optimise the design of a probe fed dual frequency matched patch antenna and the results of this research have been published [54].

2.2 Review of the Implementation for the Genetic Algorithm

The step by step implementation of the iterative process of the GA proposed by Holland [52] is shown in Fig 2.1,




Figure 2.1: Flow chart of the GA Implementation [52]

Step 1: The maximum, U , and minimum, L , values of each analogue parameter are specified to ensure that a suitable solution can be obtained. The number of bits or genes used to code the analogue parameters depends on the required accuracy of the final solution.

Step 2: The binary string of bits for each analogue variable are then sequentially co-joined into a global string called a chromosome. If there are ' m ' bits in each chromosome each level a_i , is specified by (2.1),

$$a_i = \frac{L + U - L}{2^{m-1}} n \quad n = 0, 1, 2 \dots 2^{m-1}. \quad (2.1)$$

Step 3: A selected number, n , of chromosomes called a population is randomly selected out of the total number of chromosomes.

Step 4: The digital form of each selected chromosome is converted into an analogue form and the fitness determined, $f(x_n)$. The total fitness function, $F(x_n)$, is the sum of the chromosome. Fitness is evaluated,

$$F(x_n) = \sum_{n=0}^{m-1} f(x_n). \quad (2.2)$$

Step 5: The selection probability, P_{sn} , of each chromosome for the next generation is determined,

$$P_{sn} = \frac{f(x_n)}{F(x_n)}. \quad (2.3)$$

Step 6: The area of each segment in the roulette wheel shown below is proportional to the probability, P_{sn} , of each chromosome,



Figure 2.2: Roulette wheel selections: Before spin of the wheel.

Step 7: The roulette wheel is spun 'n' times and for each spin a chromosome is selected. Those chromosomes with high probability or having segments with a larger area are more likely to be selected more times. Those segments or the chromosomes not selected are not used in the next stage of the optimisation,




Figure 2.3: Roulette wheel selections: After spin of the wheel ten times.

Step 8: The random element of GA is further enhanced by using a crossover process where a number of bits or genes of selected pairs of chromosomes are exchanged.

To obtain the optimum solution rapidly the criteria for selecting pairs of chromosomes and genes is shown followed,

- a) Mutation rate is biased towards least significant genes.
- b) The mutation rate is gradually reduced.
- c) The fitness function is gradually biased towards the optimum solution.

The iteration of the above process is run until a convergence is obtained to produce an optimum solution.

In the next section the GA optimisation method is applied to the design of a probe fed dual frequency patch antenna where there are four design variables and two objective functions.

2.3 Review and Basic Design Equations of a Patch Antenna

Patch antennas [44, 72-74] are used in many communication systems as they are compact, have low profile and their manufacturing costs are reduced by using printed circuit technology. The main disadvantage of these types of antennas is that they have narrow bandwidth and hence one approach is to increase the bandwidth so that more channels can be transmitted in wireless communication systems [10, 54, 55, 75, 76]. The alternative approach is to design the antenna to transmit information in multi frequency bands or at least in dual mode with different polarisations [73, 77]. Dual band patch antennas can be obtained using slots, stacked patches and shorting pins [78, 79].

In this section GA is used to obtain optimum dimensions, a and b , of a rectangular patch antenna and the position of the probe feed (X_p, Y_p) are shown in Fig. 2.4 for the antenna to be matched at two modes, TM_{10} (1.9 GHz) and TM_{01} (2.4 GHz),




Figure 2.4: TM_{10} and TM_{01} modes of a patch antenna and four possible feed positions.

The equation for the probe feed impedance [54, 72, 80] used in the objective function of the optimisation process is given below.

$$Z_{pp} f = j2\pi f \mu H - \frac{\cos ak + \cos k a - 2X_p}{2bksin ak} + \frac{b^2}{W_p^2 \pi^3} \sum_{n=1}^{\infty} \frac{\sin n \frac{\pi}{b} Y_p + \frac{W_p}{2} - \sin n \frac{\pi}{b} Y_p - \frac{W_p}{2} \left[\cosh \frac{a\pi}{b} \sqrt{n^2 - \frac{bk^2}{\pi}} + \cosh \frac{a-2X_p \pi}{b} \sqrt{n^2 - \frac{bk^2}{\pi}} \right]}{n^2 \sqrt{n^2 - \frac{bk^2}{\pi}} \sinh \frac{a\pi}{b} \sqrt{n^2 - \frac{bk^2}{\pi}}}; \quad (2.4)$$

The thickness of the dielectric substrate is H , $k^2 = \omega^2 \mu \epsilon_0 \epsilon_{reff} (1 - j/Q)$, Q is the total quality factor, W_p is the diameter of the probe feed and W_p^2 is the area of the probe feed which is assumed to be square.

In this design it is convenient to use effective dimensions of the patch and effective permittivity. The effective dimensions are defined in terms of wavelengths so that fringing electric fields present at the edges of the antenna are ignored. The electric field at the edges of the patch is partly in air and partly in the dielectric. It is convenient to replace the air and the dielectric substrates by one substrate having a single or an effective relative permittivity.

The effective dimensions of the patch and the effective permittivity for the TM_{10} and TM_{01} modes are shown below [72], where H is the thickness of the substrate.

$$\epsilon_{reff} a = \frac{\epsilon_r}{2} + \frac{\epsilon_r - 1}{2} \left(1 + \frac{12H}{b} \right)^{-\frac{1}{2}}; \quad (2.5)$$

$$\epsilon_{reff} b = \frac{\epsilon_r}{2} + \frac{\epsilon_r - 1}{2} \left(1 + \frac{12H}{a} \right)^{-\frac{1}{2}}; \quad (2.6)$$

$$a = \frac{c}{2f_1 \sqrt{\epsilon_{reff}(b)}}; \quad (2.7)$$

$$b = \frac{c}{2f_2 \sqrt{\epsilon_{reff}(a)}}. \quad (2.8)$$

From the above equations it can be seen that it is very difficult to apply analytical methods to determine the required four design variables, a , b , $\epsilon_{reff}(a)$ and $\epsilon_{reff}(b)$. Therefore, GA is used as shown in the following section, to obtain the optimum dimensions of the patch and the co-ordinates off the feed position.

2.4 Implementation of GA in the Design of Patch Antennas

In this section the range of the values of the four variables are initially derived and then three different objective functions are evaluated in the GA to find the optimum design of patch antennas.

Both the effective permittivity $\epsilon_{reff}(a)$ and $\epsilon_{reff}(b)$ are less than the relative permittivity of the FR4 PCB substrate $\epsilon_r = 4.3$. Using the value of 4.3 in (2.7) and (2.8) then $a = 38$ mm and $b = 29$ mm. However as $\epsilon_{reff}(a)$ and $\epsilon_{reff}(b)$ are both less than 4.3 these dimensions were increased to $a_{max} = 42$ mm and $b_{max} = 37$ mm. The minimum values chosen are, $a_{min} = 34$ mm and $b_{min} = 29$ mm.

The feed position is located in the first quadrant (see Fig.2.2) and hence the range of the feed co-ordinates assume are $X_{pmax} \cong \frac{a_{max}}{2} = 20$ mm, $X_{pmin} = 0$, $Y_{pmax} \cong \frac{b_{max}}{2} = 16$ mm and $Y_{pmin} = 0$.

The return losses (RL), RL_1 , at 1.85 GHz and RL_2 , at 2.4 GHz shown below are required to be optimised in order that the antenna is matched at the two frequencies,

$$RL_1 = S_{11} \text{ 1.85 GHz} = 20 \log \frac{Z_{pp} \text{ 1.85 GHz} - 50}{Z_{pp} \text{ 1.85 GHz} + 50} \text{ dB}; \quad (2.9)$$

$$RL_2 = S_{11} \text{ 2.4 GHz} = 20 \log \frac{Z_{pp} \text{ 2.4 GHz} - 50}{Z_{pp} \text{ 2.4 GHz} + 50} \text{ dB}. \quad (2.10)$$

GA can only determine the optimum design parameters by searching for either the minimum or maximum value of only one objective function. In this design as there are two objective functions given by (2.9) and (2.10) an optimum solution cannot be obtained directly. To ensure that the obtained return loss at each frequency is optimum, three different overall objective functions shown below were derived and used to determine the required values of the four design parameters.

$$\text{Objval A} = RL_1 \text{ 1.85 GHz} + RL_2 \text{ 2.4 GHz}; \quad (2.11a)$$

$$\text{Objval B} = RL_1 \text{ 1.85 GHz} + RL_2 \text{ 2.4 GHz} - RL_1 \text{ 1.85 GHz} - RL_2 \text{ 2.4 GHz}; \quad (2.11b)$$

$$\text{Objval C} = 10 * RL_1 \text{ 1.85 GHz} + RL_2 \text{ 2.4 GHz} - RL_1 \text{ 1.85 GHz} - RL_2 \text{ 2.4 GHz}. \quad (2.11c)$$

For 20 and 100 iterations the obtained dimensions of the patch, feed position and the return loss at each frequency are shown in the Table 2.1,

	Objval A		Objval B		Objval C	
	20	100	20	100	20	100
IT	20	100	20	100	20	100
<i>a</i>	39.2	39.2	39.3	39.2	39.2	39.2
<i>b</i>	30.1	30.1	30.2	30.2	30.3	30.2
<i>X_p</i>	12.6	12.6	12.4	12.4	12.3	12.4
<i>Y_p</i>	8.9	8.7	8.9	8.7	8.9	8.9
<i>RL₁ (1.85 GHz)</i>	8.46	17.5	28.8	36.7	44.5	56.1
<i>RL₂ (2.4 GHz)</i>	72	65.7	18.7	35	14.1	23.0

Table 2.1: Obtained dimensions, probe position and return loss for the three objective functions after 20 and 100 Iterations.

After 100 iterations the return losses at the two frequencies are, Objavl A ($RL_1 = 17.5$ dB, $RL_2 = 65.7$ dB) and Objavl C ($RL_1 = 56.1$ dB, $RL_2 = 23.0$ dB).The return losses at the two frequencies are very different and hence not suitable in a practical design. However for Objavl B both returns losses are very good and very close to each other ($RL_1 = 36.7$ dB, $RL_2 = 35$ dB).Hence these optimum dimensions for the patch and the feed position shown below are used in the fabrication of the patch antenna,

$$a = 39.2 \text{ mm}, b = 30.2 \text{ mm}, X_p = 12.4 \text{ mm} \text{ and } Y_p = 8.7 \text{ mm}.$$

2.5 Comparison of Predicted, Modelled and Practical Results of the Designed Antenna

The photograph of the fabricated antenna is shown in Fig. 2.5 was fabricated and tested,




Figure 2.5: Photograph of the fabricated patch antenna.

The frequency responses of the return loss obtained using the Agilent network analyser (N5230A) and from the GA programme are shown in Fig. 2.6. At 1.85 GHz frequency there is an excellent agreement and at 2.4 GHz there is a difference of 2 % between the predicted and the practical results.






Figure 2.6: Predicted and practical results for the return loss

The simulated polar patterns using AWR software of the antenna at 1.85 GHz and 2.4 GHz are shown in Fig. 2.7 where a good Radiation Pattern of the patch antenna between the two has been obtained.



(a)



(b)

Figure 2.7: Polar patterns at (a) 1.85 GHz and (b) 2.4 GHz

2.6 Summary

In this chapter a literature review and a detailed implementation of GA were discussed. Then in the GA optimisation three objective functions were evaluated in the design of a dual frequency matched antenna. For two of the objective functions the obtained return loss was very different at the two frequencies however the third objective function produced excellent and very close results for the return loss. The above result shows how important it is to choose the most suitable objective function. The optimum dimensions for the patch and for the feed position obtained were used to fabricate the antenna. The measured return loss the two frequencies was approximate -30 dB and there was a very good agreement between the predicted and practical results. Therefore, the GA optimization methods could be used to design of high efficiency power amplifiers (PAs) and active integrated antennas (AIAs) in next few chapters.

Chapter 3 Literature Review and Theory of Class E Power Amplifiers

3.1 Introduction

A high efficiency class E power amplifier was first proposed by Sokal *et al* [36] where an external capacitor was placed at the output and in parallel with the active device. A series resonant load circuit with a high Q factor was used to obtain the required optimum impedance at the design frequency and very high impedances at the harmonics of the design frequency. To reduce losses caused by transients in the voltage waveform the rise of the output voltage was delayed until after the active device was turned off and the output voltage reached its minimum value with a slow turn on. Raab [39] by modelling the active device as a lossless switch derived the design equations assuming 50% duty cycle. Kazimierczuk [4] analysed this amplifier circuit for a range of Q factor and duty cycle, while Gaudio [40] produced an exact analysis where the characteristics of the active device were included. Grebennikov [17, 28] showed that the efficiency of power conversion reduces when the operation frequency is higher than the maximum frequency and if the VSWR of the load decreases, which will be proved in this project. In [42, 43] Jaeger investigated how the losses in the load network and the finite switching time affect the efficiency of power conversion. A

push-pull power amplifier with the two transistors driven with a phase difference of 180° was used to improve the efficiency by reducing the even harmonics in the load resistor. In [81] a symmetrical push-pull amplifier had a load resistor connected in parallel with a capacitor and the active device was driven 'on' and 'off' within in each of the half-operating period. This allowed a low $Q = 1.9$ to be used and efficiency of 85 % was obtained [19]. At microwave frequencies lumped elements of the load network are normally replaced by transmission lines. It is also shown in [3, 35, 81, 82] the conditions to obtain good efficiency can be obtained by using transmission line harmonic load network to satisfy the requirements up to the third harmonic. In this chapter the derivations of the published equations are reviewed for voltage/current waveforms and the required load impedance at the design frequency to obtain maximum efficiency. Then new equations are derived for the voltage /current waveforms and for the optimum impedance at the design frequency.

3.2 Review of the Derivation of the Voltage / Current Waveforms and Optimum Load Impedance for a Class E Amplifier

This section reviews the equations for the voltage and current waveforms assuming the turn on resistance of the active device, R_{on} , is equal and not equal to zero [57, 83]. The conditions to eliminate transients in the voltage/ current are applied. Then with R_{on} not equal to zero new equations are derived where the conditions for transients in the voltage and current waveforms are relaxed.

3.2.1 Derivations of the Equations Assuming R_{on} the Turn on Resistance of an Active Device are Equal to Zero

A simple equivalent output circuit of an ideal class E amplifier is shown in Fig. 3.1 where a practical active device is modelled by a switch and a turn on resistance, R_{on} , and an external capacitor, C_s , is placed at the output terminals of the active device. Applying the below conditions ensures that the overlap of voltage and current waveforms is minimised [16].




Figure 3.1: Model of an ideal class E amplifier

- a) L_{choke} is lossless and large so that only dc current, I_{dc} , flow through it.
- b) C_s is an external linear capacitance and much larger than the inherent non-linear capacitance of the active device.

- c) The switch has an infinite ‘off’ resistance and a linear ‘on’ resistance which is assumed to be zero in this section.
- d) Duty cycle is 50 %;
- e) To ensure that only a current at the design frequency flows in the load resistor R_L the input impedance of the load harmonic network at the design and harmonic frequencies are given below,

$$Z_{in}(f_s) = Z_{opt} = R_{opt} + jX_{opt}; \quad (3.1a)$$

$$Z_{in} n f_s = \infty \quad \text{for } n = 2, 3 \dots; \quad (3.1b)$$

- f) The load current $I_R(t)$ at the design frequency is given by (3.2) where the amplitude, a , and phase, ‘ φ ’, need to be determined to ensure that the voltage/current waveforms do not overlap and maximum efficiency is obtained,

$$i_R t = a I_{dc} \sin \omega_s t + \varphi . \quad (3.2)$$

When the switch is open in Fig. 3.1 during the period ($0 < t < T_s/2$) the current in the capacitor C_s is,

$$C_s \frac{dv_s(t)}{dt} = i_c(t) = i_s(t) = I_{dc}(1 - a \sin \omega_s t + \varphi); \quad (3.3)$$

Integrating (3.3) shows that the switch voltage is given by (3.4).

$$v_s t = \frac{I_{dc}}{\omega_s C_s} \omega_s t + a \cos \omega_s t + \varphi - \cos \varphi . \quad (3.4)$$

To obtain the constants, φ and a the following two conditions are used for the switch voltage waveform [84] which ensures transients in the voltage and current waveforms are eliminated.

- 1) The switch voltage $v_s(0) = v_s(\frac{T_s}{2}) = v_s(T_s) = 0$ which ensures that when the switch closes the transient response in the voltage waveform is eliminated as is the $\frac{1}{2}CV^2$ loss in the capacitor. For this condition from (3.4) it can be shown that $a\cos\varphi = \pi/2$;
- 2) The other requirement is that at $t = T_s/2$ the switch voltage must be gradually decreasing and hence $\frac{dv_s}{dt}(\frac{T_s}{2}) = 0$ and for this condition the current in the capacitor is zero. Therefore the transient response in the current waveform is eliminated as are $\frac{1}{2}Li^2$ losses in the inductor. Substituting this condition in (3.4) it can be shown $a\sin\varphi = -1$.

From the above two conditions, it can be readily shown that $a = 1.862$ and $\varphi = -32.32^\circ$.

The equations over the whole period for the switch voltage and current waveforms are summarized in (3.5a) and (3.5b).

$$v_s(t) = \begin{cases} \frac{I_{dc}}{\omega_s C_s} \omega_s t + a \cos \omega_s t + \varphi - \cos \varphi & (0 \leq t \leq \frac{T_s}{2}) \\ 0 & (\frac{T_s}{2} \leq t \leq T_s) \end{cases}; \quad (3.5a)$$

$$i_s(t) = \begin{cases} 0 & 0 \leq t \leq \frac{T_s}{2} \\ I_{dc} (1 - a \sin \omega_s t + \varphi) & \frac{T_s}{2} \leq t \leq T_s \end{cases}. \quad (3.5b)$$

Integrating (3.5a) it can be shown that

$$V_{dc} = \frac{I_{dc}}{\pi \omega_s C_s}; \quad (3.6)$$

Values $V_{dc} = 5 \text{ V}$, $C_s = 1 \text{ pF}$, $f_s = 2 \text{ GHz}$ will be used in all the relevant equations in this and next chapter. The above equations are plotted in Fig. 3.2 showing that the two waveforms do not overlap and meet the above two conditions.




Figure 3.2: Switch waveforms: (a) voltage and (b) current

To obtain the optimum input of the load network it is necessary to determine the parameters of the switch voltage at the design frequency (see (3.7)) from (3.5a). From the Fourier analysis it can be shown that the amplitude and phase for the below equation are, $a_v = 0.28$ and $\varphi_v = 16.57^\circ$.

$$V_s(t) = a_v I_{dc} \sin(\omega_s t + \varphi_v). \quad (3.7)$$

Using (3.2) and (3.7) the optimum input impedance of the ideal load harmonic is given below [36],

$$Z_{opt} = \frac{a_v e^{j\varphi_v}}{a e^{j\varphi}} = \frac{0.28015}{2\pi f_s C_s} e^{j49.0524^\circ} = R_{opt} + jX_{opt}. \quad (3.8)$$

For the above values of C_s and f_s the real and imaginary parts of the optimum impedance are plotted in Fig 3.3 over the frequency range 1.4 to 2.6 GHz.




Figure 3.3: the optimum input impedance of the ideal load harmonic Vs design frequency (f_s)

3.2.2 Derivations of the Equations for Voltage/Current Waveforms for R_{on} not equal to Zero

A practical active device does not behave as an ideal lossless switch ($R_{on} \neq 0$) and in this section based on [16] the effect of ' R_{on} ' on the switch voltage/current waveforms is investigated. The details of the derivation for the voltage and current waveforms are given in Appendix B1.

For $R_{on} \neq 0$ it is convenient to define $v_{s1}(t)$ as the switch voltage during the period ($0 \leq t \leq T_s/2$) when the switch is open and voltage $v_{s2}(t)$ in the period ($T_s/2 \leq t \leq T_s$) when the switch is closed. To derive the equations for the voltage/ current waveforms and for the parameters ‘ a_r ’, and, ‘ φ_r ’ the following two conditions are applied.

(1) $v_{s1}(0) = v_{s2}(T_s)$ to ensure that the voltage waveform is periodic;

(2) $v_{s1}(\frac{T_s}{2}) = v_{s2}(\frac{T_s}{2}) = 0$ to ensure that transients in the voltage and current waveforms are eliminated.

For the ‘on’ state ($\frac{T_s}{2} \leq t \leq T_s$) when the switch is closed the current in R_{on} is $I_{dc}(1 - a_r \sin(\omega_s t + \varphi_r))$. During this period the switch voltage is given by,

$$v_{s2} t = R_{on} I_{dc} (1 - a_r \sin \omega_s t + \varphi_r). \quad (3.9a)$$

When $t = T_s$ then from the above equation

$$v_{s2} T_s = R_{on} I_{dc} (1 - a_r \sin \varphi_r) = v_{s1}(0). \quad (3.9b)$$

Applying condition (2) when $t = T_s/2$, $V_{s2}(T_s/2) = R_{on} I_{dc} (1 + a_r \sin \varphi_r) = 0$ and hence

$$a_r \sin \varphi_r = -1 \quad (3.10)$$

Using (3.10) $v_{s1} 0 = v_{s2} T_s = 2R_{on} I_{dc}$.

For the ‘off’ state ($0 \leq t \leq \frac{T_s}{2}$) the switch is open and the current in the capacitor C_s is

$$i_s t = I_{dc}(1 - a_r \sin \omega_s t + \varphi_r). \quad (3.11)$$

The voltage across the capacitor $v_{s1}(t)$ is given by

$$\frac{dv_{s1}(t)}{dt} = \frac{I_{dc}}{C_s} (1 - a_r \sin \omega_s t + \varphi_r). \quad (3.12)$$

Integrating the above equation it can be shown that

$$v_{s1} t = \frac{I_{dc}}{\omega_s C_s} \omega_s t + a_r \cos \omega_s t + \varphi_r - \cos \varphi_r + 2R_{on} I_{dc} \quad (3.13)$$

It is interesting to note that substituting (3.10) into (3.12) when $t = T_s/2$ the derivative $dv_{s1}(t)/dt$ is also equal to zero. This is the same results as shown in the previous section when $R_{on} = 0$ which ensures that transients in the voltage and current waveforms are eliminated.

Using the condition (1) in (3.13), it can be shown that

$$a_r \cos \varphi_r = \frac{\pi}{2} + R_{on} \omega_s C_s. \quad (3.14)$$

From (3.10) and (3.14) the equations for the two parameters ‘ a_r ’ and ‘ φ_r ’ are shown below,

$$a_r = 1 + \frac{\pi}{2} + \omega_s C_s R_{on} \quad (3.15)$$

$$\tan \varphi_r = \frac{-1}{\frac{\pi}{2} + \omega_s C_s R_{on}}. \quad (3.16)$$

The equations for the switch voltage and current waveforms over a complete period are given in (3.17) and (3.18),

$$v_s t = \begin{cases} \frac{I_{dc}}{\omega_s C_s} \omega_s t + a_r \cos \omega_s t + \varphi_r - \cos \varphi_r + 2R_{on} I_{dc} & 0 \leq t \leq \frac{T_s}{2} \\ R_{on} I_{dc} 1 - a_r \sin \omega_s t + \varphi_r & (\frac{T_s}{2} \leq t \leq T_s) \end{cases}; \quad (3.17)$$

$$i_s t = \begin{cases} 0 & 0 \leq t \leq \frac{T_s}{2} \\ I_{dc} 1 - a_r \sin \omega_s t + \varphi_r & \frac{T_s}{2} \leq t \leq T_s \end{cases}. \quad (3.18)$$

To plot the above equations it is necessary to obtain I_{dc} . In terms of a specified value of V_{dc} , this is obtained by integrating (3.19),

$$V_{dc} = \frac{1}{T_s} \int_0^{\frac{T_s}{2}} v_{s1} t dt + \frac{T_s}{2} \int_{\frac{T_s}{2}}^{T_s} v_{s2} t dt. \quad (3.19)$$

In appendix B2 a simplified equation for I_{dc} (see (3.20)) can be derived,

$$I_{dc} = \frac{V_{dc}}{\frac{1}{\pi \omega_s C_s} + \frac{3}{2} R_{on} + \frac{\omega_s C_s R_{on}^2}{\pi}} \quad (3.20)$$

It is interesting to note that there is an error in the above equation for I_{dc} in [20] as expressed as

$$I_{dc} = \frac{V_{dc}}{\frac{1}{\pi \omega_s C_s} + 2R_{on} + \pi \omega_s C_s R_{on}^2}$$

The effect of R_{on} (0 to 5Ω) on a_r , φ_r and I_{dc} is summarised in Table 3.1,

R_{on}	a_r	φ_r ($^\circ$)	I_{dc} (A)
0	1.862	-32.482	0.197
1	1.873	-32.275	0.186
2	1.883	-32.071	0.176
3	1.894	-31.869	0.167
4	1.905	-31.670	0.159
5	1.915	-31.472	0.152

Table 3.1: Effect of R_{on} on the parameters a_r , φ_r and I_{dc}

Figures below shows how R_{on} (0 to 5Ω) affects the voltage and current waveforms,




Figure 3.4: Switch waveforms: (a) voltage and (b) current with the variable resistances (R_{on}) (in Ω)

1) From Fig.3.4 the following conclusion can be made. In the period $\frac{T_s}{2} \leq t \leq T_s$ as R_{on} increases the peak current decreases and the peak voltage increases. This causes the ac output power to decrease, the overlap between the switch voltage and current waveforms increases while the power dissipated in R_{on} increases;

2) As I_{dc} decreases as R_{on} increases the dc input power decreases;

Consequently the above two effects cause the efficiency of dc to ac conversion to decrease.

To investigate how R_{on} affects the optimum input impedance at the design frequency it is necessary to determine the magnitude and angle of ' K_I ' in (3.21).

$$v_s(t) = 2 K_1 \cos(\omega_s t + \theta_v) = 2 K_1 \sin(\omega_s t + \frac{\pi}{2} + \theta_v). \quad (3.21)$$

Where

$$K_1 = \frac{1}{T_s} \int_0^{\frac{T_s}{2}} v_{s1} t e^{-j\omega_s t} dt + \frac{1}{T_s} \int_{\frac{T_s}{2}}^{T_s} v_{s2} t e^{-j\omega_s t} dt \quad (3.22)$$

The optimum input impedance of the external load harmonic network is given in (3.23).

$$Z_{opt} = \frac{v_s(\omega_s t)}{I_R(\omega_s t)} = \frac{2 K_1}{a_r I_{dc}} e^{j(\frac{\pi}{2} + \theta_v - \varphi_r)}. \quad (3.23)$$

Table 3.2 shows (see appendix B.2) how R_{on} (0 to 5 Ω) affects the optimum impedance at the design frequency,

R_{on} (Ω)	$2 k_l $	θ_v ($^\circ$)	$\text{Re}(Z_{opt})$ (Ω)	$\text{Im}(Z_{opt})$ (Ω)
0	8.194	16.571	14.611	16.839
1	7.650	18.222	13.945	16.913
2	7.165	19.917	13.283	16.995
3	6.732	21.653	12.622	17.073
4	6.344	23.433	11.964	17.152
5	5.994	25.253	11.309	17.230

Table 3.2: Effect of R_{on} on the optimum load impedance

3.2.3 Derivations of New Equations for the Voltage/Current Waveforms and Optimum Impedance

In the previous section the parameters ' a_r ' and ' ϕ_r ' were obtained to ensure that transients in the voltage/current waveforms and losses $\frac{1}{2}Li^2$, $\frac{1}{2}CV^2$ were eliminated. In this section these conditions are not imposed and new equations are derived for the voltage/current waveforms and for the load optimum impedance at the design frequency. This has been done to investigate if this approach can reduce the overlap of the voltage and current waveforms and hence improve efficiency. Details of how the efficiency is affected using the new equations are discussed in the next chapter.

As in the previous, section the voltage $v_{s1}(t)$ is present in the period $(0 \leq t \leq \frac{T_s}{2})$ and voltage $v_{s2}(t)$ is present during the period $(\frac{T_s}{2} \leq t \leq T_s)$, which is given by

$$v_s(t) = v_{s1}(t) \quad 0 \leq t \leq \frac{T_s}{2} + v_{s2}(t) \quad (\frac{T_s}{2} \leq t \leq T_s) \quad (3.26)$$

Where

$$v_{s1}(t) = \frac{I_{dc}}{\omega_s C_s} \omega_s t + a_r \cos(\omega_s t + \varphi_r) - \cos \varphi_r + R_{on} I_{dc} (1 - a_r \sin \varphi_r), \quad 0 \leq t \leq \frac{T_s}{2}; \quad (3.27a)$$

$$v_{s2}(t) = R_{on} I_{dc} (1 - a_r \sin(\omega_s t + \varphi_r)), \quad 0 \leq t \leq \frac{T_s}{2}; \quad (3.27b)$$

To obtain the values of ‘ a_r ’ and ‘ φ_r ’ the following two conditions are imposed.

- 1) To ensure that the voltage waveform is periodic $v_{s1}(0) = v_{s2}(T_s)$
- 2) To make the switch voltage waveforms continuous $v_{s1}(\frac{T_s}{2}) = v_{s2}(\frac{T_s}{2})$ but not equal to zero.

Applying the above conditions to (3.27a) and (3.27b) results in a quadratic equation for ‘ a_r ’ and ‘ φ_r ’, (see Appendix B.3)

$$1 + R_{on}^2 \omega_s^2 C_s^2 - 4a_r^2 \cos^2 \varphi_r - 4\pi a_r \cos \varphi_r + (\pi^2 - 4R_{on}^2 \omega_s^2 C_s^2 a_r^2) = 0 \quad (3.28)$$

It is difficult to obtain analytically the two roots (a_r , ϕ_r) of (3.28). A three dimensional graph shown in Fig 3.7 was initially used to determine the range of the two parameters, a_r (1.7~2.3mm) and ϕ_r (-27°~ -34°). These ranges of values were then used in a MATLAB programme (see appendix B.4) to determine the two parameters.




Figure 3.5: Optimum solutions $Y(a_r, \phi_r)$ of (3.26) using variable a_r and ϕ_r

For the new equations Fig. 3.6 shows the voltage and current waveforms and as expected in both waveforms there are now sharp discontinuities.




Figure 3.6: Switch waveforms: (a) voltage and (b) current with the variable resistors (R_{on}) (in Ω)

The obtained parameters ' a_r ', ' φ_r ', I_{dc} , $2|k_I|$, θ_v and Z_{opt} for R_{on} 0 to 5 Ω are shown in Table 3.3.

R_{on} (Ω)	a_r	φ_r ($^\circ$)	I_{dc} (A)	$2 k_I $	θ_v ($^\circ$)	$\text{Re}(Z_{opt})(\Omega)$	$\text{Im}(Z_{opt})(\Omega)$
0	2.407	-49.270	0.108	7.957	9.256	15.946	26.057
1	2.389	-48.185	0.107	7.655	10.989	15.302	25.654
2	2.414	-47.973	0.103	7.371	12.484	14.592	25.736
3	2.375	-50.788	0.088	6.973	8.633	16.899	28.596
4	2.470	-47.696	0.095	6.867	15.426	13.168	25.985
5	2.309	-50.847	0.081	6.481	8.510	17.627	29.767

Table 3.3: Input impedance of the external load harmonic network vs. turn 'on' resistor (R_{on}) using optimum values of a_r , φ_r , $2|k_I|$, and θ_v

Table 3.3 shows that for the new equation R_{opt} has now increased and this would suggest that ac output power would also increase. The effect on the efficiency by the sharp discontinuities in the two waveforms is investigated in the next chapter.

3.3 Summary

In this chapter it has been shown that for R_{on} equal to zero and applying the required conditions the transients in the voltage/current waveforms are eliminated and the two waveforms do not overlap. For R_{on} not equal to zero two approaches have been used to determine the parameters a_r and φ_r of the two waveforms. One approach was to eliminate

sharp changes in the voltage/current wave forms and the other was to allow sharp changes in both waveforms. In both cases as R_{on} is not equal to zero there is now an overlap in the two waveforms which must lead to the reduction in the efficiency of dc to ac power conversion.

The effect of losses due to the harmonic currents in the load resistor, R_{on} , and losses in the load harmonic network will be investigated in the next chapter. This investigation will be carried out using the equation derived in this chapter. Then these results will then be compared with those obtained using Agilent ADS and AWR (Microwave Office) software where the nonlinear circuits are analysed using Harmonic Balance method.

Chapter 4 Overview the Effect of Amplifier Losses on the Efficiency of D.C. to A.C. Power Conversion

4.1 Introduction

In the previous chapter the ideal load harmonic network has optimum input impedance at the design frequency and an open circuit at all harmonics of the design frequency. Consequently no power is dissipated in the load resistor R_{opt} by the harmonic currents and the only power loss is in the R_{on} resistance. As it is not possible to realise such an ideal load harmonic network some power will always be dissipated in R_{opt} by the harmonic currents. In the design of a load harmonics network it is important to investigate the power loss due to the harmonic currents and how this loss affects efficiency of power conversion. In this chapter the ideal harmonic load is replaced by a series resonant circuit, as it could operate as a simply patch antenna. The effect of the Q factor on the losses caused by the harmonic currents in R_{opt} and on the efficiency is investigated using GA. These losses and their effect on efficiency are then compared with losses that occur in the resistance R_{on} . Finally different load harmonic networks are designed and the effect of losses in these networks on efficiency is investigated.

4.2 Effect of the Load Harmonic Currents on Efficiency

Fig. 4.1(a) shows an ideal load harmonic network for a class E amplifier. A simple practical equivalent circuit of the ideal network is a series resonant circuit having a high ‘ Q ’ factor shown in Fig. 4.1(b) [85]. In the investigation carried out in this section it is assumed that R_{on} is equal to zero so that the losses in the load circuit are only due to the harmonic currents flowing in the load resistance R_{opt} .




Figure 4.1: Simplified form of the load harmonic network

The efficiency of dc to ac power conversion is defined as $\eta = P_{out}/P_{dc} * 100\%$ where P_{out} is the output ac power developed in the resistor R_{opt} and P_{dc} is the dc input power obtained from the dc supply. From (3.6) it can be shown that $V_{dc} = I_{dc} / (\pi\omega_s C_s)$ and hence $P_{dc} = I_{dc}^2 / (\pi\omega_s C_s)$ For the ideal load harmonic network only current at the design frequency can flow in the load resistance R_{opt} and the output ac power $P_{out} = (a I_{dc})^2 R_{opt}$, R_{opt} is given by (3.9), $a = 1.862$ (see chapter 3) and hence it can be shown that the efficiency η is 100%.

To investigate the losses due to the harmonic currents flowing in the resistance R_{opt} it is useful to replace the ideal harmonic network by the series resonant circuit where the ‘ Q ’ factor can be modified.

For a typical value of $C_s = 1$ pF and a design frequency $f_s = 2$ GHz the optimum input impedance from table 3.1, is $14.61 + j16.84\Omega$.

The input impedance of the above load network is given by

$$Z_{in} = R \left[1 + jQ \frac{n\omega_s^2 - \omega_0^2}{n\omega_s\omega_0} \right] \quad (4.1)$$

Where ω_0 is the resonant frequency of the load harmonic network and ω_s is the design frequency ($f_s = 2$ GHz).

The GA is used to investigate how the Q factor of the series resonant circuit affects efficiency and the bandwidth of the efficiency. This is achieved by determining the lowest value of the Q factor so that maximum efficiency is still obtained by restricting the maximum amplitudes of the currents of the second and third harmonics relative to the amplitude of the current flowing in the load circuit at the fundamental frequency.

The objective function used in GA in the optimisation is given below.

$$\text{Objective Function} = \eta = \frac{P_{dc} - P_2 - P_3}{P_{dc}} \quad (4.2)$$

The input dc power to the amplifier is

$$P_{dc} = V_{dc} I_{dc} \quad (4.3)$$

The power loss in the resistance of the series resonant circuit at the second and third harmonics is given below.

$$P_2 = \frac{1}{2} i_2^2 (2f_s) R. \quad (4.4a)$$

$$P_3 = \frac{1}{2} i_3^2 (3f_s) R. \quad (4.4b)$$

The currents flowing in the load resistance at the second and third harmonics are shown below.

$$i_2 \ 2f_s = \frac{V(2f_s)}{Z_{in}(2f_s)} ; \quad (4.5a)$$

$$i_3 \ 3f_s = \frac{V \ 3f_s}{Z_{in} \ 3f_s} . \quad (4.5b)$$

From the Fourier analysis carried out of the voltage waveform (see (3.6)) the coefficients of the second and third harmonics are given below,[20].


$$\begin{aligned} V \ 2f_s &= \frac{2I_{dc}}{\pi\omega_s C_s} \frac{4 + i\pi}{12} \\ V \ 3f_s &= \frac{2I_{dc}}{\pi\omega_s C_s} \frac{1}{9} . \end{aligned} \quad (4.6)$$

The conditions to minimize the current flowing through the load network, which will be for the second and third current harmonics, are given below.


$$20 \log \frac{i_1(f_s)}{i_2(2f_s)} \cong 20 ; \quad (4.7a)$$

$$20 \log \frac{i_1 \ f_s}{i_3 \ 3f_s} \cong 20 . \quad (4.7b)$$

Details of the implementation of the GA software are shown in appendix C.1. From the results obtained Fig. 4.2 shows how the efficiency depends on the Q factor and the resonant frequency.



(a)



(b)

Figure 4.2: Simulation results (a) in dB and (b) in absolute values

From the Fig. 4.2 (a) it can be seen that the efficiency of the ideal class E amplifier is nearly 100% for $Q \geq 3$ and is nearly independent of resonant frequency from 1.7 to 1.95 GHz.

The ideal harmonic switch voltage and load harmonic current ($R_{on} = 0$) were also achieved below,

Q	f_0 (GHz)	I_R (2 GHz)	I_R (4 GHz)	I_R (6 GHz)	P_{out} (W)	P_{diss} (W)	η (%)
2	1.505	0.367	0.062	0.010	1.016	0.029	97.07
5	1.783	0.368	0.032	0.005	0.995	0.008	99.22
10	1.888	0.367	0.018	0.003	0.989	0.002	99.77
20	1.943	0.367	0.009	0.001	0.988	0.001	99.94

Table 4.1: Load harmonic current and harmonic switch voltage Vs variable Q factor

$$(a = 1.862, \varphi = -32.482^\circ \text{ and } P_{dc} = 0.987 \text{ W})$$

The Harmonic-Balance Analysis (HB) option in the ‘ADS’ software was used to model the designed circuit. HB modelling can be used for strongly or weakly nonlinear networks having single or multi tone excitation. The nonlinear sub-circuit is analysed in the time domain while the linear circuit is analysed in the frequency domain. In this design the nonlinear element is the switch and the linear network is the series resonant circuit.

The solution is obtained by an iterative process by ensuring continuity of current flow between the two sub-circuits for all the frequency components.

The simulation schematic of the circuit by using Agilent ADS software is shown in Fig. 4.3 where the period for the nonlinear network was specified as 0.5 nsec (as $T_s = 1/f_s$) while for the linear network the design frequency (f_s) was specified as 2 GHz. In the schematic circuit below R_{on} is equal to zero so that only the effect on efficiency by the loss caused the harmonic currents in resistance R_{opt} , is investigated.




Figure 4.3: Simulation of a class E output circuit using Agilent ADS software

The obtained simulated results shown in Table 4.2 confirm the above theoretical prediction that the Q factor and hence the losses due to the harmonic currents in the load resistance have very little effect on the efficiency of power conversion. The main effect of Q factor is on the bandwidth of efficiency and hence a circuit with a low Q factor can be used to obtain a wide efficiency bandwidth.

Q	f_o (GHz)	η (%)	Bandwidth (%)
2	1.46	99.08	47
5	1.74	99.89	26
10	1.75	99.48	15
20	1.885	99.42	7

Table 4.2: Effect of Q on efficiency and efficiency bandwidth from ADS simulation

4.3 Effect of R_{on} on the Efficiency of Power Conversion

4.3.1 For the Condition when the Voltage Waveform at Half Period is Zero

Using (3.15) and (3.16) it can be shown that (see appendix D) the input dc power and ac output powers are given by,

$$P_{dc} = V_{dc}I_{dc} = \frac{V_{dc}^2}{\frac{1}{\pi\omega_s C_s} + \frac{3}{2}R_{on} + \frac{\omega_s C_s R_{on}^2}{\pi}}; \quad (4.8)$$

$$P_{out} = I_{dc}^2 \frac{a_r^2}{2} R_{opt} = 1 + \frac{\pi}{2} + \omega_s C_s R_{on}^2 \frac{R_{opt}}{2} I_{dc}^2. \quad (4.9)$$

The power dissipated in the active device can now be obtained by evaluating (3.24).

$$P_{diss} = \frac{1}{T_s} \int_0^{T_s} V_s(t) I_s(t) dt. \quad (4.10)$$

The efficiency of power conversion is given by (4.11),

$$\eta = \frac{P_{out}}{P_{in}}. \quad (4.11)$$

The effect of R_{on} (1 to 5 Ω) based on the above derived equations and those obtained from ADS simulation on the input, output and dissipated power and efficiency is shown in table 4.3.

$R_{on} (\Omega)$	$P_{dc} (W)$		$P_{out} (W)$		$P_{diss} (W)$		$\eta (\%)$	
	Predicted	ADS	Predicted	ADS	Predicted	ADS	Predicted	ADS
0	0.987	1.066	0.987	1.065	0	0.01	100	99.892
1	0.932	1.008	0.849	0.917	0.083	0.091	91.128	90.983
2	0.882	0.953	0.733	0.791	0.150	0.162	83.104	82.996
3	0.837	0.911	0.635	0.690	0.204	0.221	75.804	75.693
4	0.796	0.87	0.55	0.602	0.247	0.270	69.129	69.057
5	0.759	0.834	0.478	0.525	0.283	0.308	62.995	63.018

Table 4.3: Comparison of the Effect of R_{on} on the Predicted and Simulated Results ($Q = 5$)

The above table shows that there is a good agreement between the predicted and simulated results. As can be seen the power dissipated in the turn on resistance R_{on} has a major effect on the efficiency of power conversion. The conversion loss decreases from 100% when R_{on} is zero to 63% when $R_{on} = 5 \Omega$. Consequently to obtain maximum efficiency an active device with the smallest R_{on} resistance should be used. The result of sweeping the design frequency (f_s), is shown in Fig. 4.4.




Figure 4.4: Efficiency of the amplifier vs. design frequency using ADS ($Q = 10$)

Due to the important effect of the R_{on} , it is necessary to further investigate another new methodology to improve the performance of the class E PA, when the active device FET has been selected. From above figure, it can be seen that after changing operating frequency of the PA, its efficiency will be increased. When the design frequency (f_s) was swept to 2.2 GHz, the maximum efficiency could be achieved to 79% (see Fig.4.4), but the perfected waveforms were not valid, which are given in Fig. 4.6. The above figure implies that the smooth current and voltage waveforms can be obtained at 2 GHz (see Fig. 4.5), but not the maximum efficiency.





Figure 4.5: Voltage (in V) and current (in A) waveforms of the class E PA ($R_{on} = 5 \Omega$) at 2 GHz



(a)

(b)

Figure 4.6: Voltage (in V) and current (in A) waveforms of the class E PA ($R_{on} = 5 \Omega$) at 2.2 GHz

From the above discussion, it implies that the conventional methodology of class E amplifier is not critical especially when the R_{on} not equal to zero. Hence, a better method is to use the quadratic equation (3.28) to obtain better efficiencies, which have been fully explained in Chapter 3, so only the predicted and the simulation results are given in section 4.3.2 and the current and voltage waveforms can be seen in Fig. 3.8 and in section 4.3.3 the Genetic Algorithms (GA) will be used to achieve the required maximum efficiency.

4.3.2 Effect on the Efficiency for the Condition when the Voltage Waveform at Half Period Are equal but not Zero

Using Table 3.2, the optimum efficiency of the class E amplifier could be obtained below,

$R_{on} (\Omega)$	$P_{dc} (W)$		$P_{out} (W)$		$P_{diss} (W)$		$\eta (%)$	
	Predicted	ADS	Predicted	ADS	Predicted	ADS	Predicted	ADS
0	0.541	0.587	0.541	0.586	0	0.002	100	99.738
1	0.536	0.582	0.502	0.544	0.034	0.038	93.708	93.517
2	0.516	0.561	0.453	0.492	0.063	0.069	87.732	89.636
3	0.442	0.460	0.372	0.392	0.070	0.068	84.252	85.319
4	0.477	0.526	0.366	0.404	0.111	0.122	76.683	76.776
5	0.406	0.412	0.309	0.323	0.097	0.069	76.268	78.352

Table 4.4: Effect of R_{on} on the predicted and simulated results ($Q = 5$)

4.3.3 Application of Genetic Algorithm to Obtain Maximum Efficiency

The maximum efficiency could be obtained by using GA, the objective function is $\eta_{max} =$

$\frac{P_{out}}{P_{dc}}(a_r, \varphi_r)$. Show in the appendix derivation of the equations below,

Using (3.22), the dc current can be obtained as

$$I_{dc} = \frac{V_{dc}}{\frac{\pi}{4\omega_s C_S} \frac{a_r \sin \varphi_r}{\pi \omega_s C_S} \frac{a_r \cos \varphi_r}{2\omega_s C_S} + \frac{3R_{on}}{2} + R_{on} I_{dc} \frac{a_r \cos \varphi_r}{\pi}}; \quad (4.12)$$

$$P_{dc} = \frac{V_{dc}^2}{\frac{\pi}{4\omega_s C_s} \frac{a_r \sin \varphi_r}{\pi \omega_s C_s} \frac{a_r \cos \varphi_r}{2\omega_s C_s} + \frac{3R_{on} I_{dc}}{2} + R_{on} I_{dc} \frac{a_r \cos \varphi_r}{\pi}} \quad (4.13)$$

Using the input impedance of the external load harmonic network in (3.28) as given

$$Z_{inopt} = \frac{v_s(\omega_s t)}{I_R(\omega_s t)} = \frac{2 k_1}{a_r I_{dc}} e^{j(\frac{\pi}{2} + \theta_v - \varphi_r)} = R_{opt} + jX_{opt} \quad (4.14)$$

The ac output powers are given by,

$$P_{out} = I_{dc}^2 \frac{a_r^2}{2} R_{opt}. \quad (4.15)$$

The maximum power conversion efficiency (η_{max}) is given in (4.16) as a function of a_r and φ_r .

$$\eta_{max} = \frac{P_{out}}{P_{dc}}(a_r, \varphi_r) \quad (4.16)$$

The three dimensions graph (a_r, φ_r), maximum power conversion efficiency ($\eta_{max}(a_r, \varphi_r)$) of (4.16) has been plotted as shown below,




Figure 4.7: Optimum solutions η_{max} of (4.16) using variable a_r and φ_r

By applying the GA programmes, the novel optimum input impedance has been obtained for variable turn on impedance (R_{on}), which were shown below in Table 4.5 below,

R_{on} (Ω)	a_r	$\varphi_r(^{\circ})$	$\text{Re}(Z_{opt})$ (Ω)	$\text{Im}(Z_{opt})$ (Ω)
0	2.508	-57.260	19.338	32.509
1	2.521	-57.203	18.922	32.823
2	2.577	-55.206	16.867	31.049
3	2.561	-58.186	18.464	34.449
4	2.683	-59.165	17.235	35.162
5	2.647	-58.301	17.015	34.966

Table 4.5: Effect of R_{on} on the predicted and simulated results ($Q = 5$)

The voltage and current waveforms obtained from the Table 4.5 are shown in Fig. 4.8 when $R_{on} = 0.01 \Omega$ which is the smallest value allowed in the software and in Fig 4.9 when $R_{on} = 5 \Omega$.




Figure 4.8: Voltage and current waveforms of the class E PA ($R_{on} = 0.01 \Omega$)




Figure 4.9: Voltage and current waveforms of the class E PA ($R_{on} = 5 \Omega$)

After further investigation, the spikes in the current waveforms shown in Figs 4.8 and 4.9 are operating over 50 GHz. Depending on the size of the transistor and low pass filters are commonly used in Morden communalisation systems, these high frequency spikes will be easily absorbed and it hardly affects the efficiency of the class E PAs.

The optimum solutions of (4.16) will be obtained by using the Genetic Algorithms (GA) (see appendix C.2). Final optimum solutions of the a_r and φ_r are achieved below,

$R_{on} (\Omega)$	$P_{dc} (W)$		$P_{out} (W)$		$P_{diss} (W)$		$\eta (%)$	
	Predicted	ADS	Predicted	ADS	Predicted	ADS	Predicted	ADS
0	0.403	0.415	0.396	0.412	0.007	0.003	98.121	99.342
1	0.389	0.398	0.363	0.378	0.026	0.020	93.427	94.919
2	0.399	0.415	0.357	0.376	0.042	0.040	89.391	90.477
3	0.350	0.352	0.296	0.307	0.054	0.045	84.745	87.225
4	0.327	0.329	0.265	0.277	0.062	0.053	81.055	83.948
5	0.324	0.327	0.251	0.263	0.073	0.064	77.369	80.546

Table 4.6: Effect of R_{on} on the predicted and simulated results ($Q = 5$)

To expand values of the R_{on} , the application of these novel methodologies will be investigated next.




Figure 4.10: Optimum load impedance, R_{opt} vs. variable turn on resistance, R_{on}




Figure 4.11: Optimum efficiency vs. variable turn on resistance, R_{on}

From Figs 4.10 and 4.11, it could be seen that when the R_{on} is less than 5 Ω , the optimum load impedance, R_{opt} , is nearly constant and excellent agreement between the predicted (using GAs) and simulation results (using ADS) is achieved. Due to the losses in power transistors, the R_{on} is normally selected less than 5 Ω ; when the R_{on} was bigger than 5 Ω , the novel equations achieved would not be valid. These figures are only used for future investigation.

4.4 Effect of Losses of Different Load Harmonic Networks on the Efficiency

4.4.1 Modelling with Ideal R_L_C Parallel Circuits

To deal with ideal load harmonic networks of an ideal class E amplifier, R_L_C parallel circuits were used to achieve the required input impedance at 2 GHz, which is equal to

17.015 + j 34.966 ohms (see table 4.5). Hence, a new harmonic load network was designed and simulated using Agilent ADS in Fig. 4.12 below,






Figure 4.12: Simulation of a class E output circuit using Parallel tuned circuits


After applying the required complex impedances of the harmonic circuit, the anticipated results have been carried out and the current and voltage waveforms have been plotted in Fig.4.13. Furthermore, the respective load current and voltage spectrums have given in Fig.4.14.




(a)



(b)

Figure 4.13: Voltage and current waveforms of the class E PA ($R_{on} = 5 \Omega$)

(a)



(b)

Figure 4.14: Spectrum frequencies of the load voltage (a) and current (b) ($R_{on} = 5 \Omega$)

From Figs.4.13 and 4.14, it can be seen that even the distorted input switch voltage and current waveforms have been applied, the smooth output voltage and current waveforms still be obtained.

From the ADS simulation, the excellent results could be obtained, which is about when the R_{on} is equal to 5 ohms, 78.13% of the power efficiency could be achieved, which matches the predicted results in table 4.5.

The above discussion also implies that a yield optimum input impedance of the load networks will be confirmed to be used in the next step of the circuits' design, in which the transmission line will be involved in the research.

4.4.2 Modelling with Ideal Transmission Lines

The transmission line takes a significant part in high frequency microwave RF circuits design. The ideal lumped elements which have been used in the last chapters will be transformed to transmission lines using ideal transmission line theory. The design frequency of the amplifier is 2 GHz. The simulation circuits can be seen in Fig. 4.15.




Figure 4.15: Simulation of a class E output circuit using transmission lines




Figure 4.16: Voltage and current waveforms of the class E amplifier ($R_{on} = 0.01 \Omega$)




Figure 4.17: Spectrum frequencies of the load current (in A) (a) and voltage (in V) (b) ($R_{on} = 0.01$)

From Figs.4.16 and 4.17, it can be seen that even the distorted input switch voltage and current waveforms pass through lossy Mlines load harmonic networks, have been applied, the ideal voltage and current waveforms still be obtained and the efficiency of the class E amplifier is equal to 99.9%, When $R_{on} = 0$.

4.5 Summary

In this chapter it has been shown that as the R_{on} resistance of the active device increased the peak of the current waveform reduced and the overlap of the current and voltage waveforms increased. Both effects contributed to the decrease in the efficiency of power conversion.

GA and new quadratic equations were then used to produce a design graph for a series resonant circuit to show the relationship between the ' Q ' factor, resonant frequency and the efficiency of power conversion. By modelling the amplifier, it was shown that the efficiency is largely dependent on R_{on} and independent of losses due to harmonic balance. Consequently the efficiency is largely dependent on the R_{on} while the efficiency bandwidth depends on the Q factor. To obtain high efficiency and high efficiency bandwidth an active device should have a low turn on resistance and the series resonant circuit should have a low Q factor ($Q \geq 2$, see table 4.2).

In next chapter, the complex mathematical analyses in this chapter will be reduced, which have been studied and investigated in this chapter. A novel method is proposed to determine this resistance as a function of the length of the Mline, which is realised using both inexpensive PCB FR4 and Duroid 5870 substrates.

Chapter 5 Effect of the Losses in the Load Harmonic Networks on Amplifier Efficiency

5.1 Introduction

To obtain a high efficiency of dc to ac power conversion in an amplifier, it is necessary to decrease the power dissipation in the active device by ensuring that the overlap of the voltage and current waveforms at the output terminals of the active device is minimized. This reduction of overlap is obtained by using load harmonic networks to shape the above waveforms at the active device output terminals. In the three common classes of high efficiency power amplifiers (PAs) (E, F and F^{-1}), this shaping is obtained by attenuating different harmonics of the waveforms using load harmonic networks [36, 82, 86-88]. For the class E amplifier [1, 36] a capacitance is placed across at the output terminals of the active device. This is to ensure that the output voltage is delayed until the active device is turned 'off' and the output voltage reaches its minimum value with a slow turn 'on'. If this device is driven hard 'on' and 'off' to obtain high efficiency as shown in [17, 85] that the input impedance must be very high at the harmonic frequencies. At the design frequency the required input impedance depends on the value of the above capacitance [28].

Ideal lossless transmission lines (Tlines) are used in the initial design of harmonic networks for high efficiency power amplifiers and then practically realised using microstrip lines (Mlines). As the metal and substrate losses in Mlines are normally expressed in terms of attenuation constants, these losses are difficult to determine as they require solutions of complex mathematical equations. In this chapter, to reduce such complex analysis, the losses in a Mline are modelled as a Tline in series with a resistance. A novel method is proposed to determine this resistance as a function of the length of the Mline, which is realised using both inexpensive PCB FR4 and Duroid 5870 substrates. Then for the above two line models, harmonic networks were designed up to the second and third harmonics and the losses obtained losses at the design frequency are compared. Finally, the effect of the losses with different harmonic networks on the class E PA was investigated.

5.2 Review of S Parameters of Two Port Networks Using Unequal Source and Load Impedance

Fig 5.1 shows for a two port network the incident, reflected voltages/currents at the source and the load ports. It also shows the total voltages and currents (V_1, I_1, V_2, I_2) at the two ports.




Figure 5.1: Block diagram of two ports networks

S parameters used in the design of filters, couplers and power splitters normally assume that $R_{01} = R_{02} = 50 \Omega$. However in the design of harmonic networks used for amplifiers $R_{01} \neq R_{02}$ so that maximum efficiency of power conversion can be obtained. In this section therefore, derivation of the S parameters for $R_{01} \neq R_{02}$ is reviewed and then they are used to investigate the power loss in different load harmonic networks.

In Fig. 5.1 if E_2 is made equal to zero it is shown in the appendix that the normalised reflected signal, a_2 , at the load port is given by

$$a_2 = \frac{V_2 + I_2 R_{02}}{2 R_{02}} \quad (5.1)$$

As $V_2 = -I_2 R_{02}$ then $a_2 = 0$ as required.

The incident signal 'b₂' at the load port is

$$b_2 = \frac{V_2 - I_2 R_{02}}{2 R_{02}} \quad (5.2)$$

Similarly by making E_1 equal to zero the reflected signal at the source port 'a₁' is given by

$$a_1 = \frac{V_1 + I_1 R_{01}}{2 R_{02}} = 0 \quad (5.3)$$

The incident signal b_1 at the source port is

$$b_1 = \frac{V_1 - I_1 R_{01}}{2 \overline{R_{01}}} \quad (5.4)$$

Using the above equations the following parameters S_{11} and S_{22} can be obtained.

$$S_{11} \quad a_2 = 0 = \frac{Z_{in_1} - R_{01}}{Z_{in_1} + R_{01}} \quad (5.5)$$

$$S_{22} \quad a_1 = 0 = \frac{Z_{in_2} - R_{02}}{Z_{in_2} + R_{02}} \quad (5.6)$$

Z_{in_1} and Z_{in_2} are the input impedances of the two port network looking from port 1 and port 2.

Similarly the other two S parameters shown in the equations below can be obtained.

$$S_{21} \quad a_2 = 0 = \frac{-2I_2 \overline{R_{01}R_{02}}}{E_1} \quad (5.7)$$

$$S_{12} \quad a_1 = 0 = \frac{-2I_1 \overline{R_{01}R_{02}}}{E_2} \quad (5.8)$$

It is convenient to use signal flow graphs to analyse microwave networks consisting of transmission lines. For a simple two port network a signal flow graph is shown in Fig. 5.1 where the node (a_1, b_2, a_2, b_1 and b_s) are connected by branches defined by the 'S' parameters.




Figure 5.2: Signal flow graphs which for a two port network

The transducer power gain G_T defined is defined.

$$G_T = \frac{\text{Power Delivered in the Load } (P_L)}{\text{Available Power from the Source } (P_{AVS})} \quad (5.9)$$

From the signal flow analysis using Mason ‘non touching rule’ it can be shown that

$$\frac{P_L}{P_{AVS}} = \frac{S_{21}^2 (1 - \Gamma_s^2) (1 - \Gamma_L^2)}{1 - S_{11}\Gamma_s - S_{22}\Gamma_L - S_{12}S_{21}\Gamma_L\Gamma_s} \quad (5.10)$$

Γ_s is the source reflection coefficient and Γ_L is the load reflection coefficient, which are defined by the two equations below.

$$\Gamma_s = \frac{Z_{in1} - R_{01}}{Z_{in1} + R_{01}} \quad (5.11)$$

$$\Gamma_L = \frac{Z_{in2} - R_{02}}{Z_{in2} + R_{02}} \quad (5.12)$$

For a matched two ports network, as $\Gamma_s = \Gamma_L = 0$, then from equations above, it can be obtained as $\frac{P_L}{P_{AVS}} = S_{21}^2$ and the power loss P_{loss} in the network is $(1 - S_{21}^2)$. Hence, in the next few sections, S_{21} will be used to investigate the losses of the harmonic networks.

5.3 Modelling Losses in Microstrip Transmission Lines and Harmonic

Networks

Conductor and dielectric losses in uniform transmission lines have been derived in terms of attenuation constants. However in the investigation of losses in harmonic networks complex equations are required to be solved. To simplify the analysis the microstrip line is modelled as an ideal lossless transmission line (Tline) in series with a resistance ' R ' as shown in Fig.5.3 (a) and for each length of the Mline (see Fig. 5.3(b)), the resistance ' R ' is tuned so that the ' S_{21} ' parameter in both circuits is the same.

To reduce mismatch errors, a Tline in series with a resistance and a Mline connected in series with Tline (see Fig. 5.3(b)) are connected in a shunt configuration. To reduce errors due to the imaginary part of the input impedance of the lines, the electrical length of Tline in Fig.5.3(a) and the total length of the two lines in Fig. 5.3(b) should be halve-wavelength long. As the length of Mline is increased the electrical length of the ideal line connected in series is reduced to maintain that the total length of both lines is equal to the half wavelength throughout the measurement of the resistance. AWR software was used for different lengths of microstrip lines where the resistance ' R ' was tuned till S_{21} was the same for the two models.




Figure 5.3: (a) Tline in Series with Resistance ' R '; (b) Tline in Series with the *Mline*

By using the above methodologies, the losses of the Mline (R) are linearly dependent on the length of the Mline, which is about 0.0376 Ohms/mm using PCB FR4 (because practical fabrication tolerance occurs mismatch oscillation, the least square fitting method is used to obtain linear response see Fig. 5.4) and 0.0035 Ohms/mm using Duroid 5870 substrates.

The width (W) of the microstrip line was chosen so that the characteristic impedance, Z_0 , was 50Ω . The investigation was carried out at 2 GHz for two substrates, PCB FR4 where the loss angle of the substrate is 0.019 and RT Duroid 5870 where the loss angle is 0.002. The results obtained are shown in the two figures in next page.




Figure 5.4: Resistances, R , as a Function of Length for PCB FR4




Figure 5.5: Resistances, R , as a Function of Length for RT Duroid 5870

As can be seen the resistance ' R ' is smaller for the 'Duroid' than it is for 'PCB FR4' substrate as the former substrate has a much lower dielectric loss tangent. Further the above graphs show that there is a linear relationship between R and the length of the microstrip line. This property will be used in GA in later work to optimise harmonic networks to obtain minimum loss at the design frequency. In the next section these results are used to compare the losses obtained for different topologies of harmonic networks which are realised using the two substrates.

5.4 Design of the Load Harmonic Networks to the Second and Third Harmonic and the Effect of Losses on the Efficiency of Power Conversion

In this section different load harmonic networks are designed to meet the requirement for a class E PA at the second harmonic. Their designs is based on the assumption $R_{on} = 0$, the required Z_{opt} (as shown in chapter 3) is $14.611 + j16.682$ (Ohms) and load impedance is $Z_0 (= 50 \Omega)$. The required input impedance at the second harmonic is ideally infinity. As $R_{on} = 0$ the only losses are in the harmonic network and due to the harmonic currents in Z_0 .

In the design of networks in order to suppress harmonics, shunt transmission lines are used, which are either a half-wave or a quarter-wave length long. This ensures a short circuit or low impedance at junctions with the series transmission lines. This is to ensure that the required input impedance is obtained independently at each harmonic frequency. For different harmonic networks the losses are obtained from the S_{21} parameter and are compared for the two models of transmission lines as shown in Fig 5.3.

5.4.1 Losses in a Suppressed Second Harmonic Network

In Fig. 5.6(a) the second harmonic of 4 GHz is suppressed by the *Mline* M_1 and M_2 , which are a half wavelength and a quarter wavelength long, respectively. The short circuit at the line M_2 models the effect of placing a dc voltage supply for the amplifier. The lines M_3 and M_4 are used to obtain matching at two ports at the design frequency. As the input impedance of the network at 2 GHz is $14.6 + j 16.8$ Ohms a conjugate value of this impedance is required by the source port to obtain a maximum power transfer. In the AWR software used to model the designed networks, the ports are required to have only real impedances. To cancel the reactance $j16.8$ a capacitor C_1 of 4.67 pF is placed as shown in Fig. 5.6(a). Impedance of Ports 1 and 2 are 14.6Ω and 50Ω , respectively. M_3 and M_4 are used to obtain matching at the design frequency. Fig. 5.6(b) models each Mline with a Tline in series with the appropriate resistance.




Figure 5.6: Harmonic Networks Using PCB and Duroid 5870 Substrates (a) MLines, (b) Modelled using TLines in Series with Resistance, R

The lengths and the values of the resistances for both substrates are summarised in the two tables below.


	Length of the Microstrip Lines (mm)	Equivalent Resistance (Ω)
M_1	9.4	$R_1 = 0.67$
M_2	21.7	$R_2 = 1.54$
M_3	3.8	$R_3 = 0.27$
M_4	12	$R_4 = 0.85$

Table 5.1: Equivalent resistances of variable microstrip lines using PCB FR4 substrate ($Z_0 = 50 \Omega$)


	Length of the Microstrip Lines (mm)	Equivalent Resistance (Ω)
M_1	9.4	$R_1 = 0.07$
M_2	21.7	$R_2 = 0.15$
M_3	3.8	$R_3 = 0.03$
M_4	12	$R_4 = 0.08$

Table 5.2: Equivalent resistances of variable microstrip lines using Duroid 5870 substrate ($Z_0 = 50 \Omega$)


The frequency response of the S-parameters is in shown Fig. 5.7 using PCB FR4 substrate (using Duroid 5870 substrate can be see in Appendix D) and from S_{12} determines the loss both networks.



(a)




(b)




(c)

Figure 5.7: The obtained S-parameters (a) S_{11} , (b) S_{22} using FR4 substrate and (c) S_{21} using both substrates

The switch voltage and current waveforms for the above harmonic networks are shown in Fig. 5.8. As it can be seen that the effect of losses is to considerably reduce the oscillations during the ‘on’ state and the oscillations are reduced to a lesser extent in the ‘off’ state for the current waveforms.



(a)



(b)

Figure 5.8: The switch voltage / current waveforms and efficiency (a) PCB FR4 Substrate

(b) Duroid5870 Substrate


The efficiency obtained for the harmonic network for both substrates and their models are compared in the Table 5.3 below.

Substrate	Efficiency (%)
PCB FR4	92.53
Duroid 5870	98.01


Table 5.3: Comparison of the efficiency using difference substrate

Due to using the lossy substrate (PCB FR4), the efficiency of the amplifier will reduce to 92%; less effect of the load harmonic voltage/current has less effect, which will only reduce the efficiency of the amplifier by about 2%.

Finally, T junctions were included and the lengths of the microstrip lines were tuned to obtain optimum S parameters. Fig. 5.9 shows the parameters S_{11} and S_{22} and as can be seen matching has been obtained at each port.



(a)



(b)

Figure 5.9: Obtain optimum S parameters: S_{11} and S_{22}

The obtained S_{12} parameter is shown in Fig. 5.10.




Figure 5.10: S Parameters for PCB FR4 Substrate and Duroid 5870 Substrate

For PCB FR4 substrate $S_{21} = 0.975$ and the efficiency is 92.5%. For Duroid 5870 substrate $S_{21} = 0.997$ and the efficiency is 98%.

The voltage and current wave forms obtained for each substrate using microstrip line are shown in Fig. 5.11 and Fig. 5.12.




Figure 5.11: PCB FR4 Substrate: Voltage (a) and current waveforms (b)




Figure 5.12: Duroid Substrate Voltage (a) and current waveforms (b)

The expected voltage waveform was obtained but again the current waveform was distorted showing a big spike and oscillations. From previous discussions in chapter 4, it can be seen that the big spikes will not affect the performance of the PAs.

The efficiency obtained for the harmonic network with junctions is 92.3% for PCB FR4 substrate and 96.2% for the Duroid 5870 substrate. It is interesting to note the adverse effect on the losses of the efficiency.

In this section two different harmonic networks were designed using ideal lossless transmission lines and microstrip lines which were realised using high loss PCB FR4 substrate and a low loss Duroid 5870 substrate. It was found that the expected voltage waveform was obtained but the current was distorted. However this distortion only had a small effect on the efficiency of power conversion which is largely dependent on the losses in the substrate and the effect of junctions.

The obtained power conversion efficiencies are shown in Table 5.4, showing a good agreement for the two models shown in Fig. 5.7 and for the two substrates. The higher loss in


the PCB FR4 substrate as compared with the losses in the Duroid 5870 substrate causes the efficiency to reduce by about 6%.


	Power Conversion Efficiency (%)
<i>TLines with R</i> (PCB FR4)	90.52
<i>TLines with R</i> (Duroid 5870)	97.51
<i>MLines</i> (PCB FR4)	90.76
<i>MLines</i> (Duroid 5870)	95.63

Table 5.4: Power conversion efficiencies for the Two Models of the Harmonic Networks for PCB FR4 and Duroid 5870 Substrates


5.4.2 Losses in a Suppressed Second and Third Harmonics Network

Four topologies of a harmonic network up to third harmonic are shown in Fig. 5.13 where in each case the short circuit shows the position where a dc voltage for the amplifier would be connected.






(b)



(c)




(d)

Figure 5.13: Four Different Harmonic Networks up to the Third Harmonic

In Fig. 5.13(a) the T_2 is made half-wavelength at the second harmonic while T_4 is made quarter-wavelength to ensure short circuit conditions at the junctions of T_1/T_3 and T_3/T_4 . T_1 is made quarter wavelength at the second harmonic to ensure that the input impedance is infinity at this frequency. To obtain the required input impedance at the third harmonic the length of T_3 is obtained. A similar process is applied to the network in Fig. 5.13(b) except

now the length of T_3 is obtained to obtain the required impedance at the second harmonic. A similar design is applied for the two networks shown in Fig. 5.13(c) and Fig. 5.13(d). In Figs.5.13(a) to 5.13(d) the lines T_5 and T_6 are used to obtain matching at the source and load ports.

The real and imaginary parts of the input impedance of the above four networks is shown in Figs. 5.14 and 5.15 where it can be seen that the required impedances at the design frequency and at the two harmonics have been obtained.



(a)








Figure 5.14: Real part of Input Impedance of the Four Networks operating at 2, 4 and 6 GHz



(a)




(b)




(d)

Figure 5.15: Imaginary part of Input Impedance of the Four Networks operating at 2, 4 and 6 GHz.

The frequency response of the ‘S’ parameters at the design frequency are shown in Fig. 5.16.



(a)



(b)

Figure 5.16: Obtain optimum S parameters: S_{11} and S_{22}

From S_{21} there is no loss in the network as expected below






Figure 5.17: Obtain optimum S parameters: S_{21}

The switch voltage/current waveforms obtained are shown in Fig. 5.17.


(a)



(b)



(c)



(d)




Figure 5.18: The switch voltage (in V) (A) /current (in A) (B) waveforms

The efficiency obtained for four kinds of load harmonic networks are compared in the Table 5.5 below.

Four kinds of load harmonic networks	Efficiency (%)
(a)	99.44
(b)	99.90
(c)	99.72
(d)	99.78

Table 5.5: Comparison of the efficiency using difference substrate

From the switch voltage/current in Fig. 5.17 and the efficiency from Table 5.5, it can be determined that the best performing load harmonic network is (b) and it will be used to design the circuitry.

The above lossless transmission lines were replaced by microstrip lines and by lossless transmission lines in series with the appropriate resistance.




Figure 5.19: Two port networks: (a) Microstrip Line Model, and (b) Equivalent Transmission Line with R Model for PCB FR4 and Duroid 5870 Substrates

The lengths and the values of the resistances for both PCB FR4 (and more details of using Duroid 5870 substrates can be see in Appendix D) are summarised in the two tables below,

(a)

	Length of the Microstrip Lines (mm)	Equivalent Resistance (Ω)
<i>M1</i>	10.2	$R_1 = 0.73$
<i>M2</i>	20.5	$R_2 = 1.46$
<i>M3</i>	10	$R_3 = 0.71$
<i>M4</i>	6.8	$R_4 = 0.48$
<i>M5</i>	24.4	$R_5 = 1.73$
<i>M6</i>	12.2	$R_6 = 0.87$

(b)

	Length of the Microstrip Lines (mm)	Equivalent Resistance (Ω)
<i>M1</i>	6.8	$R_1 = 0.48$
<i>M2</i>	13.5	$R_2 = 0.96$
<i>M3</i>	2.8	$R_3 = 0.20$
<i>M4</i>	10.2	$R_4 = 0.73$
<i>M5</i>	3.6	$R_5 = 0.26$
<i>M6</i>	7.8	$R_6 = 0.55$

(Total length = 44.7 mm)

(c)


	Length of the Microstrip Lines (mm)	Equivalent Resistance (Ω)
<i>M1</i>	10.2	$R_1 = 0.73$
<i>M2</i>	10.2	$R_2 = 0.73$
<i>M3</i>	11.6	$R_3 = 0.82$
<i>M4</i>	13.5	$R_4 = 0.96$
<i>M5</i>	39.3	$R_5 = 2.79$
<i>M6</i>	9.5	$R_6 = 0.68$

(d)


	Length of the Microstrip Lines (mm)	Equivalent Resistance (Ω)
<i>M1</i>	6.8	$R_1 = 0.48$
<i>M2</i>	6.8	$R_2 = 0.48$
<i>M3</i>	1.9	$R_3 = 0.13$
<i>M4</i>	20.5	$R_4 = 1.46$
<i>M5</i>	5.5	$R_5 = 0.39$
<i>M6</i>	11.4	$R_6 = 0.81$

Table 5.6: Equivalent resistances of variable microstrip lines using PCB FR4 substrate ($Z_0 = 50 \Omega$) (Total length = 52.9 mm).

The frequency response of the input impedance for the two models using PCB FR4 substrate (using Duroid 5870 substrate are given in Appendix D) is shown in Fig. 5.19.




(a)




(b)

Figure 5.20: Input Impedance (in Ω) of the load harmonic networks using (a) PCB FR4 substrate and (b) Equivalent circuits with R.


The frequency response of the ‘S’ parameters using load harmonic (b) using PCB FR4 substrate (results using Duroid 5870 could be found in Appendix D) in Fig. 5.18 is shown in Fig. 5.20.



(a)




(b)




(c)

Figure 5.21: The obtained S-parameters using FR4 substrate (a) S_{11} , (b) S_{22} and (c) S_{21}

Design of each of the above networks is very similar to that of the previous section and the frequency response of S_{21} for the four circuits and the two substrates shows that a very good agreement is obtained in Fig. 5.21 using PCB FR4 and Fig. 5.22 using Duroid 5870.



(a)



(b)

Figure 5.22: The frequency response of S_{21} using PCB FR4 for the four topologies circuits using (a) Tlines with R and (b) Mlines

The obtained power conversion efficiencies are compared in Table 5.7.

	Power Conversion Efficiency (%)			
	(a)	(b)	(c)	(d)
Load harmonic networks				
Tlines with R using PCB FR4	86.27	95.96	87.60	93.35
MLines using PCB FR4	82.91	93.65	84.28	92.42
MLines using Duroid 5870	96.85	96.21	98.69	99.24
Total Lengths of Mlines using PCB FR4 substrate (mm)	84.1	43.2	93.7	50.9
Total Lengths of Mlines using Duroid 5870 substrate (mm)	108.4	56.1	120.7	65.6

Table 5.7: Efficiency of Power Conversion for Mlines and Equivalent Tlines with Resistance R , and, Total Lengths of Mlines

From Table 5.7 there is a good agreement for efficiency obtained by the two models of transmission lines. From Tables 5.4 and 5.7, it can be seen that the efficiency is only slightly lower with the suppression of only the second harmonic networks shown in Fig. 5.10 than the suppression of the second and third harmonics shown in Fig. 5.22.

Table 5.8 also shows that the power conversion efficiency increases as the total lengths of the microstrip lines decreases, especially for lossy PCB FR4 substrate.

5.5 Summary

In this chapter the losses in Mlines are modelled as resistance in series with a Tline and a novel method has been used to determine how the resistance depends on the length of a Mline realised using PCB FR4 and Duroid 5870 substrate. The losses were compared the second suppressed harmonic networks with the second and third suppressed harmonics networks using the S_{21} parameter. A good agreement was obtained for the two models. A harmonic network was designed for optimum input impedance at the design frequency and at second harmonic. The obtained losses for the two models were in good agreement and the efficiency of power conversion for both networks was nearly 91%.

Four different topologies were designed up to the third harmonic and it was shown again that there was a good agreement in the frequency response of the S_{21} parameter for the two models. Then using the networks the effect of losses on the power conversion efficiency was investigated. A good agreement was obtained for the two models and it was also shown that as the total length of the Mlines increased the efficiency of power conversion decreased. The efficiencies for the suppressed second harmonic networks were nearly the same as those for the harmonic networks designed up to the third harmonic. From this result it can be assumed that it is sufficient to design harmonic networks only up to the second and third harmonic, especially using the lossy PCB FR4 substrate to design a class E amplifier using a nonlinear active device_ATF34143 transistor in next chapter.

Chapter 6 Design of High Efficiency Stabilized Class E Amplifiers Using a Nonlinear Active Device

6.1 Introduction

As investigated in the last few chapters, the large input signal is applied to drive the active devices hard ‘on’ and ‘off’ in order to obtain the high dc to ac power conversion. To reduce the power losses in the active device, a shunt capacitance (C_s) across the FET is required to minimise the overlap between the switch voltage and current waveforms. Consequently, it is necessary to investigate the nonlinear model of the given active device.


In this chapter, the active device models will be reviewed in section 6.2. In section 6.3 the most popular and efficient method to measure the input and output impedance of the nonlinear active devices (device-under-test (DUT)) has been introduced using passive or active load/source-pull measurement methods has be introduced and the stability analysis equations for class E PAs are studied in section 6.4. The selected MESFET ATF34143 has been described in section 6.5. A novel procedure of design of a high efficiency class E amplifier will be introduced, which is using the data sheet of the given active device (ATF34143) to obtain the turn-on resistance (R_{on}) and then the shunt capacitance (C_s) will be

determined by using the obtained R_{on} in section 6.6 and 6.7. In section 6.8, design of matching networks using lumped elements for the class E amplifier will be introduced and design of matching networks using microstrip lines and the simulation results will be given in section 6.9 and 6.10. Finally, the implementation and practical measurement will be shown in section 6.11.

6.2 Literature Review of Active Device Models

It is well known that accurate device modelling is extremely important to develop monolithic integrated circuits [16, 89], consequently, it is necessary to review the relevant active device models first and it can give better approximations of the final design of the class E amplifiers if the performance of the nonlinear active model is described accurately.

To produce a commercial compact size of integrated circuits, the Field Effect Transistor (FET) is used. The most commonly used FETs are the MOSFET (Metal-oxide-semiconductor field-effect transistor) and MESFET (Metal semiconductor field effect transistor), which are used for amplifying or switching electronic signals. The nonlinear MOSFET and MESFET models with extrinsic elements are given in Fig. 6.1.



(a)




Figure 6.1: Nonlinear MOSFET (a) and MESFET (b) models with extrinsic elements

The nonlinear models of MOSFET and MESFET in Fig.6.1 are very similar. In the intrinsic models, the channel charging resistance R_{ags} is the resistive path for the charging of the gate-source capacitance C_{gs} , the feedback gate-drain capacitance C_{gd} , the drain-source capacitance C_{ds} , the gate-source diode to model the forward conduction current $i_{gs}(v_{gs})$, and the gate-drain diode to account for the gate-drain avalanche current $i_{gd}(v_{gs}, v_{ds})$, which can occur and can be used for large signal operation conditions.

Because numerous MESFET fabrication possibilities have been explored of semiconductor systems, its main application areas are front end low noise amplifiers of microwave transmitters, power amplifiers for output stages of microwave links, satellite communication, and commercial optoelectronics and so on and so forth.

In this thesis the ATF34143 MESFET has been selected and its data sheet will be reviewed in the next section.

6.3 Review of the Nonlinear Analytical Methods for Class E Amplifiers

The most popular and efficient method to measure the input and output impedance of the DUT is to use passive or active load/source-pull measurement methods. The objective of the active load/source-pull measurement method is to find the best output/input impedance of the required optimum values of the load impedance $Z_L(nf_0)$ /source impedance $Z_S(nf_0)$ in terms of the obtained optimized power gain and power-added efficiency (see Fig. 6.2), where $n = 1, 2, 3, \dots$. When the transistor is operating in the nonlinear region, the measurements are required to produce large-signal operation as input and output impedance at required bias condition and certain frequency ranges.




Figure 6.2: Topology of source/load-pull measurement systems

Fig. 6.2 shows at the input/output of the DUT, the measurements of the large-signal impedance are achieved at fundamental frequency (f_0), second harmonic ($2f_0$), third harmonic ($3f_0$) and so on.

6.4 Stability Analysis for Class E Amplifiers

Oscillation can occur in RF power amplifiers (PAs) due to positive feedback caused by the reciprocal properties of the active devices. It also could generate negative input impedance as shown in chapter 5. To simplify the test procedure, the Rollett K -factor [90] is normally used to determine if the testing device is unconditionally stable, see (6.1). Two conditions are required for unconditional stability as shown below

$$K = \frac{1 - |S_{11}|^2 - |S_{22}|^2 + |\Delta|^2}{2 |S_{12}S_{21}|} > 1 \quad (6.1)$$

Where, $\Delta = S_{11}S_{22} - S_{12}S_{21}$. For additional conditions, any one of the following five conditions will ensure unconditional stability.

$$1 + |S_{11}|^2 - |S_{22}|^2 - |\Delta|^2 > 0 \quad (6.2)$$

$$1 - |S_{11}|^2 + |S_{22}|^2 - |\Delta|^2 > 0 \quad (6.3)$$

$$|\Delta| < 1 \quad (6.4)$$

$$1 - |S_{11}|^2 > |S_{12} - S_{21}| \quad (6.5)$$

$$1 - |S_{22}|^2 > |S_{12} - S_{21}| \quad (6.6)$$

It is well known that the K factor is normally used for stability analysis of linear amplifiers; hence, it has several limitations when used in stability analysis of nonlinear amplifiers. The linear analysis does not account for the instability caused by nonlinear components in PAs. Although the K factor is not accurate, it is simple to obtain. Hence, this analysis is still available in used most commercial microwave circuits design.

6.5 Review of High Frequency Nonlinear Model of a Given FET

When active devices (FETs) have been selected, its data sheet could be easily obtained. In this section, the active device model MESHFET ATF34143 has been selected and from the data sheet, the maximum drain and source voltage (V_{ds}) is equal to 5.5 V and the maximum drain current (I_{ds}) is equal to 145 mA when the V_{ds} is equal to 1.5 V. The Statz nonlinear model of the ATF34143 can be seen from Figs. 6.3 to 6.5, the evaluated internal capacitance ($C_I = C_{gs}$) is equal to 0.8 pF, which will be used to determine the C_s in next section.

6.6 Determine the Turn-on Resistance (R_{on}) and Turn-off Resistance (R_{off}) for the Given FET

From the data sheet as mentioned above, the IV curves could be obtained and modified in AWR (Microwave Office) software,




Figure 6.3 Typical I-V curves ($V_{GS} = -0.2$ V per step) [14]

Because to the drain voltage (V_{dd}) is about equal to the one third of the maximum drain voltage, hence the V_{dd} is used as 3 V in this design for the off condition (when the V_{GS} is equal to -0.6 V) and 0.8 V is used in the on condition.




Figure 6.4 From the I/V curves to determine the DC resistances

From the figure above, the dc resistance of the device, R_{on} , and R_{off} have been calculated, which are equal to 5.3 and 714 Ω . The AC load line of the load resistance (R_L) could be determined, In Fig.1, it is can be seen that the R_L is from 11 to 22 Ω (see Fig. 6.4, $R_L = \frac{3-0.8 V}{100 \text{ mA to } 200 \text{ mA}}$), the average optimum impedance (R_{opt}) is about equal to 17 Ω . Using the obtained R_{on} (which is about 5 $\Omega = \frac{0.8 V}{160 \text{ mA}}$), the shunt capacitance across the FET will be determined in the next section.

6.7 Determine the Shunt Capacitance (C_s) Across the Active Device of the Class E PA

Using the ideal waveforms of the class E amplifier, the ideal optimum impedance $R_{opt} = R_L$, which is from 15 to 17 Ω at 2 GHz when R_{on} is equal to 5 Ohms [13], the equation is shown below,

$$C_s = \frac{1}{5.4466R_{opt}\omega_s} \quad (6.7)$$

Where ω_s is the angular velocity.

When the load of this transistor was fixed (from 15 to 17 Ω), the value of C_s can be calculated, which value is from 0.9 to 1.07 pF.




Figure 6.5: Transistor with inherent and external capacitances

It is well known, the shunt capacitance is equal to the total value of the inherent and external capacitance, see Fig. 6.5. From the data sheet, it has been given that the inherent capacitance

(C_I) is equal 0.8 pF. Hence the external capacitance (C_{Ex}) should be from 0.1 pF to 0.27 pF at 2 GHz.

From the empirical experience, it is hard to find the value of the capacitance is lower than 1 pF. Hence the 1 pF external capacitance and 17 Ω optimum load (R_L) will be used in next section.

6.8 Design Matching Networks for the Class E Amplifier

Using the obtained load resistance (R_L), the class E PAs will be designed by using lump-elements and then microstrip lines (*Mlines*) will be used to obtain the final results.

As discussed, a 17 Ω load resistance will be used in this section. Using the schematic shown in Fig.6.6 and then the value of the inductance will be justified to obtain ideal smooth current and voltage waveforms (see Figs. 6.8 and 6.9). The final value of the inductance has been obtained, which is equal to 1.78 nH. An additional two parallel LC circuits were used to suppress higher harmonics such as at both 2nd Harmonic (4 GHz) and 3rd Harmonic (6 GHz) as required.

For the nonlinear model of the amplifier, the optimum impedance R_{opt} is about equal to 17 Ohms. To obtain the input impedance of the given transistor, the schematic will be used in Fig. 6.6,




Figure 6.6: Ideal load harmonic networks for the class E amplifier

The input impedance of the load harmonic network is given below,




Figure 6.7: Input impedance of the load harmonic network.

From the above figure, it can be observed that the input impedance of the load harmonic networks (Z_L) is equal to $17 + j37$ Ohms at 2 GHz and open circuits at 4 and 6 GHz as required (see Chapter 4).

The switch voltage/current waveforms are shown below,




Figure 6.8: Switch current waveform (I_{ds}) of the load harmonic network




Figure 6.9: Switch voltage waveform (V_{ds}) of the load harmonic network

To design the matching networks for the class E amplifier, the first step is to obtain the input impedance looking into the transistor (Z_{in}), which is given in Fig. 6.10,




Figure 6.10: Input impedance of the class E amplifier with a 1 pF shunt capacitor.




Figure 6.11: Input impedance of the class E amplifier with a stabilized resistor (R_s)

To obtain the high efficiency stabilized class E amplifier, it is necessary to investigate the relationship between the stabilized resistors (R_s) and the power added efficiency, which will be given below,

R_s (Ω)	Z_{in} (Ω)	Power Added Efficiency (%)
0	-3.168 – j19.24	76.39
5	1.905 – j19.24	73.28
12	9.008 – j19.21	69.2
22	19.15 – j19.09	63.7

Table 6.1: the relationship between the stabilized resistors (R_s) and the power added efficiency

6.9 Design of a High Efficiency Stabilized Class E Amplifier using Microstrip Lines

From previous section, it can be discovered that to obtain the stabilized class E amplifier, the stabilized resistors, R_s , have to be used, as the real part of Z_{in} can become negative (see Fig.6.10). This will reduce the efficiency of the amplifier.

The electrical and physical parameters of the substrate PCB FR4 used are: dielectric constant is 4.3, the height of substrate is 1.575 mm, the loss tangent is 0.019 and the thickness of the copper patch is 0.035mm.

By using one of the topologies in Fig.6 (the dimensions of the class E amplifier are shown in Table 6.2) will be used to obtain the final results, which will be given in Table 6.3.




Figure 6.12: the topology of a class E amplifier with a stabilized resistor (R_s) using the topologies from chapter 5 (see Fig. 5.8 (b))

In the above schematic, M1 and M2 are the source matching networks at the fundamental frequency ($f_0 = 2$ GHz), M4 and M5 are used to create high impedance at 6 GHz (3rd Harmonic), M6 and M7 are to generate high impedance at 4 GHz (2nd Harmonic), M8 and M9 are the matching networks at 2 GHz. The gate voltage (V_{gg}) is equal to -0.7 V and the drain voltage (V_{dd}) is equal to 3V.

	M1	M2	M3	M4	M5	M6
Width (mm)	3	3	3	3	3	3
Length (mm)	3	3	20.5	6.8	13.5	2.8
	M7	M8	M9	C	C ₁	C ₂
Width (mm)	3	3	3	1000 pF	2.2 nF	15 nF
Length (mm)	10.2	7	9.1			

Table 6.2: The dimensions of the class E amplifier with dc block capacitance ($C=100$ pF)

R_s (Ω)	Z_{in} (Ω)	Power Added Efficiency (%)
0	$1.191 + j10.93$	76.39
5	$6.359 + j10.59$	73.28
12	$13.42 + j9.378$	69.2
22	$22.89 + j6.274$	63.7

Table 6.3: the relationship between the stabilized resistors, R_s , and the power added efficiency, PAE

From table 6.2 above, it can be seen that the potential efficiency of the class E amplifier is about 77% which is matched to the research in chapter 4, which is using a novel quadratic equation (3.28) (76.268 %) and Genetic Algorithms (77.369 %) when R_{on} is equal to 5 Ohms and the R_s is equal to 0 Ohms (See table 4.4 and 4.6). But unfortunately, to stabilise the class E amplifier and to ease design of the source matching networks, the $R_s = 22$ Ohms will be used to design the high efficiency stabilized power amplifier.

6.10 Simulation Results of the Class E Amplifier using PCB-FR4

In this section, simulation is carried out for the stability K factor; switch waveforms, S parameters and the power added efficiency of the class E amplifier from the last section.

First of all, using AWR (Microwave Office) simulation tools, the designed class E amplifier has been simulated as shown below,




Figure 6.13: Simulation block diagram using AWR software

Using voltage and amperage meters, the switch current flowing through the transistor and the switch voltage across the transistor could be obtained when the input power is equal to 12 dBm as shown,




Figure 6.14: Current and voltage waveforms using AWR software

The frequency response of the stability factor K is over 1.4 showing in Fig. 6.15, it can be obtained that the designed PA is unconditionally stable over the frequency range 1.9 to 2.1 GHz.




Figure 6.15 Simulated stability responses

The frequency response of the S_{11} , S_{22} and S_{12} are shown in Figs. 6.16, 6.17 and 6.18 where the input power is 12 dBm.




Figure 6.16: Simulated S_{11} at $P_{in} = 12$ dBm




Figure 6.17: Simulated S_{22} at $P_{in} = 12$ dBm




Figure 6.18: Simulated S_{12} at $P_{in} = 12$ dBm

Frequency response of the gain is shown below




Figure 6.19: Simulated Gain when $P_{in} = 12$ dBm

From above figures, the gain of the designed amplifier in simulation results is over 7 dB at 2 GHz and the simulated PAE will be equal to 59.6% at 2 GHz and input power is 12 dBm as shown in Fig. 6.20.




Figure 6.20: The simulated PAE of the designed class E PA

From above figures, it shows the balance between the matching and efficiency. When complexity input and output harmonic networks are used, excellent reflect coefficient parameters, S_{11} and S_{22} will be obtained. But when more and more Mlines are used for matching, more and more losses will be occurred and the efficiency will be reduced.

In this project, high efficiency class E PAs are required and the efficiency will be the main objective to be concentrated. Because the load harmonic networks are more complex than input harmonic network, the load performance S_{22} is better than input performance S_{11} .

6.11 Implementation and Measurement

A photograph of the fabricated class E PA is shown in Fig. 6.21, which has the equivalent circuit model discussed in last sections. The model is verified using the electromagnetic simulator, Microwave Office (AWR). The amplifier is designed using PCB-FR4 substrate with a dielectric constant of 4.3.




Figure 6.21 Photograph of the fabricated class E PA

The measurement block diagram is shown in Fig. 6.22, and a photograph of the measurement is shown in Fig. 6.23. The power added efficiency and the gain are measured and shown in Table 6.3. An Agilent PSW signal generator was used to generate 2 GHz and up to 14 dBm

input signal, an Agilent Oscilloscope DSO9254A was used to measure the output power. At 12.56 dBm input level, 4.3 dB Gain and 71.66% PAE are achieved.





Figure 6.22: The block diagram of the measurement setup




Figure 6.23: A typical measurement setup for the power amplifier


The input and output voltage waveforms operates at 2 GHz will be plotted below,




(a)




(b)



(c)



(d)



(e)

Figure 6.24: Input and output voltage waveforms operate at 2 GHz using Agilent Oscilloscope DSO9254A

P_{in} (dBm)	Real P_{in} (dBm)	P_{out} (dBm)	P_{dc} (dBm)	I_{dc} (mA)	PAE (%)	Gain (dB)
0	-0.87	0.6	7.08	1.7	6.43	1.46
2	0.59	1.95	8.57	2.4	5.87	1.37
4	2.44	4.52	9.82	3.2	11.25	2.09
6	4.46	6.42	11.21	4.4	12.02	1.95
8	6.53	9.95	12.55	6	29.98	3.42
10	8.67	12.54	13.91	8.2	42.95	3.86
12	10.74	14.6	15.11	10.8	52.44	3.86
14	12.56	16.86	16.29	14.2	71.66	4.30

Table 6.4: Gain and PAE vs. input power at 2 GHz

After counting the losses of the coaxial cables, the PAE of the designed class E amplifier has achieved over 71% at $P_{in} = 12.56$ dBm at 2 GHz, which is in agreement with the simulation results in the last sections and the predicted results in Chapter 4 by using new quadratic equations and GA. Even the resulting measured PAE is slightly higher than the simulation, because the nonlinear transistor is from the produced data sheet by vendor, which is not accurate. After sweeping the operating frequency of the class E PA, the response of Gain are given below,

Frequency (GHz)	Gain (dB)		
	$P_{in} = 10$ dBm	$P_{in} = 12$ dBm	$P_{in} = 14$ dBm
1	7.27	6.97	6.51
1.2	6.51	6.31	5.19
1.4	5.33	5.27	5.15
1.6	4.67	4.60	4.48
1.8	4.15	4.05	4.40
2	3.86	3.86	4.30
2.2	3.33	3.25	3.22
2.4	2.74	2.69	2.75
2.6	1.61	1.69	1.67
2.8	-0.28	-0.40	-0.36
3	-3.33	-3.18	-3.25

Table 6.5: Response of Gain by sweeping frequency from 1 to 3 GHz at various input power (P_{in})

From Table 6.5, it can be seen that the bandwidth of the class E PA is really broad, which matches the results in chapter 4. And it proves that even the small ‘ Q ’ factor networks have only a minor effect on efficiency, allowing a wide bandwidth to be obtained.

The Gain of the class E PA is over 7 dB at low frequency (e.g. 1 GHz), which is matched the previous simulation result (see Fig. 6.19); due to the lossy material (PCB FR4) has been used, lower Gain (around 4dB) is obtained at high frequency (e.g. 2 GHz). After 2.4 GHz, the Gain drops down dramatically, which matches the results in Fig. 6.19.

6.12 Summary

In this chapter, a novel procedure of design of a high efficiency class E amplifier has been introduced, which is using the data sheet of the given active device (ATF 34143) to obtain the turn-on resistance, R_{on} , and then the shunt capacitance, C_s , will be determined by using the obtained R_{on} . Finally how to design of a high efficiency stabilized class E amplifier has been investigated, in which the stabilized resistors (R_s) is equal to 12 Ohms will used in the practical fabrication procedure.

In this chapter, the active device models have been reviewed. The most popular and efficiency method to measure the input and output impedance of the nonlinear active devices is to use passive or active load/source-pull measurement methods has be introduced.

A novel procedure of designing high efficiency class E PAs has been introduced to reduce the research cost, shorten the design period and save the energy of the wireless communication systems. The new method will increase the PAE of the conventional power to over 71%. From the achievement, it can be seen that if a new method could be investigated without stabilized resistance; the PAs could achieved over 76% or even more.

Finally the designed class E PAs have been fabricated and measured, the Gain of the class E PAs over 3.8 dB and the PAE of the class E PA has achieved over 52.44% at $P_{in} = 12$ dBm and 71.66% at $P_{in} = 14$ dBm at 2 GHz.

Chapter 7 Conclusions and Future Work

7.1 Conclusions

This section presents a brief summary of the important outcome of this research carried out on using mitigation technologies to increase the efficiency, reduce cost, broad bandwidth and simplify the procedure of circuitries design.

Chapter 2 initially reviewed the basic concepts and the implementation of GA. In the case of a dual frequency antenna had two objectives, as matching was required to be obtained at the two design frequencies. These objective functions were combined into three possible single global functions. They were then used in the GA, to determine the optimum dimensions of the patch and the position of the probe feed, to satisfy the requirements for the return loss at each frequency. For two of the objective functions although good results were obtained the return losses at each frequency were not similar. The third global function produced excellent and similar results for the return loss. Using the optimised design parameters the dual frequency patch was manufactured and tested. An excellent agreement was obtained between the predicted, modelled and practical results and based on this work a paper was published [54].

In chapter 3 which investigated the basic concepts of class E power amplifiers, the active device was modelled as a switch in series with the R_{on} resistance and an ideal harmonic load was assumed. For the ideal case when R_{on} was equal to zero, 100% efficiency of power conversion was obtained. It was found that if R_{on} was finite the effect was to reduce input dc power, ac output power and caused the current/voltage waveforms to overlap.

In chapter 4, the performance of the output stage for the class E amplifier was investigated, where the active device was modelled as a switch in series with R_{on} . However the ideal harmonic load had been replaced by a series resonant circuit. Consequently there were additional losses due the harmonic currents flowing in the load resistance. In [57] to reduce this loss caused by the harmonic currents, a high Q factor of the circuit was used. However when a high Q factor was used the efficiency bandwidth was reduced.

In Chapter 5 ideal lossless transmission lines (Tlines) have been used in the initial design of harmonic networks for high efficiency power amplifiers, and then practically realised using microstrip lines (Mlines). As the metal and substrate losses in Mlines are normally expressed in terms of attenuation constants, these losses are difficult to determine as they required solutions of complex mathematical equations. To reduce such complex analysis, losses in a Mline have been modelled as Tlines in series with a resistance. A novel method was proposed to determine this resistance as a function of the length of the Mline, which was realised using both inexpensive PCB FR4 and expensive Duroid 5870 substrates (see Appendix D). Then for the above two line models, harmonic networks were designed up to the second and third harmonics and the obtained losses at the design frequency compared. Finally, the effect of the losses with different harmonic networks on class E PAs was investigated.

In chapter 6 active device models were reviewed. The most popular and efficiency method for measuring the input and output impedance of nonlinear active devices, the load/source-pull measurement method, was introduced.

A novel procedure for designing high efficiency class E PAs was introduced to reduce the research cost, shorten the design period and save energy in wireless communication systems. The new method increases the PAE of the conventional power to over 71%. However is limited in practice by the use of a stabilising resistor. If this can be removed the PAs could achieve over 76% efficiency.

This project also proved that the power loss due to the harmonic currents in the load resistor is very small and hence the efficiency largely depends on R_{on} . Therefore low Q factor harmonic networks can be applied and achieve both high efficiency and a wide bandwidth which has been proved from practical measurement.

Finally the designed class E PAs have been fabricated and measured, the Gain of the class E PAs over 3.8 dB and the PAE of the class E PA has achieved over 52.44% at $P_{in} = 12$ dBm and 71.66% at $P_{in} = 14$ dBm at 2 GHz. Showing good agreement with theory.

7.2 Future Work

In this section, two areas of future work are proposed. The first proposal is to investigate how to further increase the efficiency of the class E PAs without sacrificing stability. The second suggestion is to improve the bandwidth of the AIAs, by using GAs to design a coupled slot antenna, which will be used in the load networks of the PAs.

7.2.1 Investigating on Increasing the PAE of the designed Class E PAs

From the achievement in chapter 4, it can be seen that the potential efficiency of the class E PAs could achieve over 80% without stabilized resistance; hence the first proposal of the future work will be to investigate the class E PAs to achieve the PAE over 76%.

7.2.2 Investigating on Increasing the Bandwidth of the Load Patch Antennas

By applying Genetic Algorithms optimization methods (see chapter 2) , a probe fed patch antenna has been designed for replacing the load harmonic networks of the class E power amplifier, which could generate the input impedance, which is equal to 50 Ohms at 2 GHz and high input impedance (over 100 Ohms) at 4 GHz as shown below,




Figure 7.1 Input impedance of the dual frequency patch antenna

From the above figures, it can be seen that by using the GA and relevant equations in chapter 2, a dual frequency antenna could be fabricated, which could generate an input impedance Z_{in}

equal to 50 Ohms at 2 GHz and high impedance (100 Ohms) at the 2nd harmonic (4 GHz) as class E PAs require. After replace the load harmonic class E PAs by using this dual frequency patch antenna, the size will be reduced.

But this narrow band patch will reduce the bandwidth of the designed class E PAs; hence, it is necessary to investigate the slot antenna in the future work.[15, 58, 91-97]

The main advantages of a microstrip patch antenna that it is light weight, inexpensive to manufacture, has a low profile and can be fed by a variety of method [14, 54, 58, 77, 79, 98-104]. However the main disadvantage is that it has a narrow bandwidth which can be increased by using a thick substrate or stacking the patches however these antennas exhibit poor radiation [80].

As a part of the future work of this project, a new PhD student Lei Liu in University of Northumbria at Newcastle upon Tyne has already worked on it and his PhD project is using GA to design slot antennas and some of our collaboration research will be shown below,




Figure 7.2 The top view (a), side view (b), after fabricated of the circular polarised broadband slot patch antenna




Figure 7.3 Equivalent circuit of circular polarized cross slot patch antenna

After designing, fabrication and testing the broad band slot antenna, it will be necessary to use the GA to simplify the procedure for the design of a slot antenna in the future work.

References

- [1] A. Grebennikov, "Load network design techniques for class E RF and microwave amplifiers," *High Frequency Electronics*, vol. 3, pp. 18-32, 2004.
- [2] S. Gao, H. Xu, S. Heikman, U. K. Mishra, and R. A. York, "Two-stage quasi-class-E power amplifier in GaN HEMT technology," *IEEE Microwave and Wireless Components Letters*, vol. 16, pp. 28-30, 2006.
- [3] M. A. Y. Medina, D. Schreurs, and B. Nauwelaers, "RF Class-E Power Amplifier Design Based on a Load Line-Equivalent Capacitance Method," *IEEE Microwave and Wireless Components Letters*, vol. 18, pp. 206-208, 2008.
- [4] M. Kazimierczuk and K. Puczek, "Exact Analysis of Class E Tuned Power Amplifier at Any Q and Switch Duty Cycle," *IEEE Transactions on Circuits and Systems*, vol. 34, pp. 149-159, 1987.
- [5] T. Mury and V. F. Fusco, "Inverse Class-E Amplifier With Transmission-Line Harmonic Suppression," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 54, pp. 1555-1561, 2007.
- [6] J. Deng, P. S. Gudem, L. E. Larson, and P. M. Asbeck, "A high average-efficiency SiGe HBT power amplifier for WCDMA handset applications," *IEEE Transactions on Microwave Theory and Techniques*, vol. 53, pp. 529-537, 2005.
- [7] M. Helaoui and F. M. Ghannouchi, "Optimizing Losses in Distributed Multiharmonic Matching Networks Applied to the Design of an RF GaN Power Amplifier With Higher Than 80% Power-Added Efficiency," *IEEE Transactions on Microwave Theory and Techniques*, vol. 57, pp. 314-322, 2009.
- [8] S. Jeon, A. Suarez, and D. B. Rutledge, "Global stability analysis and stabilization of a class-E/F amplifier with a distributed active transformer," *IEEE Transactions on Microwave Theory and Techniques*, vol. 53, pp. 3712- 3722, 2005.
- [9] D. F. Kimball, J. Jeong, C. Hsia, P. Draxler, S. Lanfranco, W. Nagy, K. Linthicum, L. E. Larson, and P. M. Asbeck, "High-Efficiency Envelope-Tracking W-CDMA Base-Station Amplifier Using GaN HFETs," *IEEE Transactions on Microwave Theory and Techniques*, vol. 54, pp. 3848 - 3856 2006.
- [10] Y. Qin, S. Gao, and A. Sambell, "Broadband high-efficiency linearly and circularly polarized active integrated antennas," *IEEE Transactions on Microwave Theory and Techniques* vol. 54, pp. 2723-2732, 2006.
- [11] F. H. Raab, P. Asbeck, S. Cripps, P. B. Kenington, Z. B. Popovic, N. Pothecary, J. F. Sevic, and N. O. Sokal, "Power amplifiers and transmitters for RF and microwave," *IEEE Transactions on Microwave Theory and Techniques*, vol. 50, pp. 814-826, 2002.
- [12] M. Kwak, D. F. Kimball, C. D. Presti, A. Scuderi, C. Santagati, J. J. Yan, P. M. Asbeck, and L. E. Larson, "Design of a Wideband High-Voltage High-Efficiency

- BiCMOS Envelope Amplifier for Micro-Base-Station RF Power Amplifiers," *IEEE Transactions on Microwave Theory and Techniques*, vol. 60, pp. 1850 - 1861, June 2012.
- [13] J. Cumana, A. Grebennikov, G. Sun, N. Kumar, and R. H. Jansen, "An Extended Topology of Parallel-Circuit Class-E Power Amplifier to Account for Larger Output Capacitances," *IEEE Transactions on Microwave Theory and Techniques*, vol. 59, pp. 3174 - 3183, Dec. 2011.
- [14] Q. Lu, V. Nimbark, and E. Korolkiewicz, "Design A Dual-Frequency Rectangular Patch Antenna," *Microwaves and RF*, pp. 102-108, October 2007.
- [15] D. M. Pozar and S. M. Duffy, "A dual-band circularly polarized aperture-coupled stackedmicrostrip antenna for global positioning satellite," *IEEE Transactions on Antennas and Propagation*, vol. 45, pp. 1618-1625, 1997.
- [16] A. Grebennikov and N. O. Sokal, *Switchmode RF Power Amplifiers*, 1 ed.: Newnes, 9 Aug 2007.
- [17] A. Grebennikov, "Switched-mode RF and microwave parallel-circuit Class E power amplifiers," *International Journal of Microwave and Millimeter-Wave Computer-Aided Engineering*, vol. 14, pp. 21-35, 2003
- [18] C. A. Balanis, *Antenna theory : analysis and design, 3rd ed.* Hoboken, N.J.: Great Britain: Wiley-Interscience, 2005.
- [19] Q. Lu, L. Liu, S. Danaher, E. Korolkiewicz, Z. Ghassemlooy, and A. Sambell, "Modeling of losses in load harmonic networks of high efficiency class E amplifiers," in *IET Active RF Devices, Circuits and Systems Seminar*, ECIT, Queen University, Belfast, 12th September 2011, pp. p75-78.
- [20] T. B. Mader, "Quasi-Optical Class-E Power Amplifiers," in *Elect. Comput. Eng.* vol. Ph.D dissertation Boulder, CO: Univ. Colorado, 1995.
- [21] T. LaRocca, J. Y.-C. Liu, and M.-C. F. Chang, "60 GHz CMOS amplifiers using transformer-coupling and artificial dielectric differential transmission lines for compact design," *IEEE journal of solid-state circuits* vol. 44, pp. 1425 - 1435 2009.
- [22] R. Negra, F. M. Ghannouchi, and W. Bachtold, "Study and Design Optimization of Multiharmonic Transmission-Line Load Networks for Class-E and Class-F K-Band MMIC Power Amplifiers," *IEEE Transactions on Microwave Theory and Techniques*, vol. 55, pp. 1390 - 1397, 2007.
- [23] W. Chen, R. A. Chinga, S. Yoshida, J. Lin, C. Chen, and W. Lo, "A 25.6 W 13.56 MHz wireless power transfer system with a 94% efficiency GaN Class-E power amplifier," in *2012 IEEE MTT-S International Date of Conference: Microwave Symposium Digest (MTT)*, 17-22 June 2012.
- [24] X. Wei, H. Sekiya, S. Kuroiwa, T. Suetsugu, and M. K. Kazimierczuk, "Design of Class-E Amplifier With MOSFET Linear Gate-to-Drain and Nonlinear Drain-to-Source Capacitances " *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 58, pp. 2556 - 2565 2011.

- [25] K. Chen and D. Peroulis, "Design of Highly Efficient Broadband Class-E Power Amplifier Using Synthesized Low-Pass Matching Networks," *IEEE Transactions on Microwave Theory and Techniques*, vol. 59, pp. 3162 - 3173 Dec. 2011.
- [26] S. F. Ooi, "Design of a high efficiency class-F power amplifier integrated with a microstrip patch antenna," in *School of CEIS*,. vol. Doctor of Philosophy, Newcastle upon Tyne: Northumbria University, 2007.
- [27] J.-Y. Kim, S.-H. Chun, H.-J. Yoo, J.-H. Kim, and S. P. Stapleton, "A 20 W GaN HEMT harmonic impedance tuned class-F power amplifier " *Microwave and Optical Technology Letters*, vol. 51, pp. 779 - 782, 2009.
- [28] A. Grebennikov, "Class E high-efficiency power amplifiers: Historical aspect and future prospect," *Applied Microwave and Wireless*, vol. 14, pp. 64-71, 2002
- [29] D. Smith, S. Gao, S. F. Ooi, and A. Sambell, "A high efficiency class-F power amplifier design technique," *Microwave Journal*, vol. (11), 2004.
- [30] J. Kim, J. Moon, Y. Y. Woo, S. Hong, I. Kim, J. Kim, and B. Kim, "Analysis of a Fully Matched Saturated Doherty Amplifier With Excellent Efficiency," *IEEE Transactions on Microwave Theory and Techniques*, vol. 56, pp. 328 - 338, 2008.
- [31] T. Yang, J. Liang, C. Zhao, and D. Chen, "Analysis and design of Class-E power amplifiers at any duty ratio in frequency domain " *Analog Integrated Circuits and Signal Processing* vol. 67, 2011.
- [32] J. Liang and W.-H. Liao, "Steady-State Simulation and Optimization of Class-E Power Amplifiers With Extended Impedance Method," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 58, pp. 1433 - 1445 June 2011.
- [33] A. V. Vasil'ev and V. B. Kozyrev, "Class-E and inverse class-E switch-mode power amplifiers," *Journal of Communications Technology and Electronics:Theory of Radio Circuits*, vol. 57, pp. 720-725, 2012.
- [34] M. R. Ghajar, S. J. Wilk, W. Lepkowski, B. Bakkaloglu, and T. J. Thornton, "Wideband class AB RF power amplifier using CMOS compatible SOI-MESFET device on 150nm technology," in *2012 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications (PAWR)*, 15-18 Jan. 2012.
- [35] A. Grebennikov, "High-Efficiency Class E/F Lumped and Transmission-Line Power Amplifiers," *IEEE Transactions on Microwave Theory and Techniques*, vol. 59, pp. 1579 - 1588 June 2011.
- [36] N. O. Sokal and A. D. Sokal, "Class E-A new class of high-efficiency tuned single-ended switching power amplifiers," *IEEE Journal of Solid-State Circuits*, vol. 10, pp. 168- 176, 1975.
- [37] D. Schmelzer and S. I. Long, "A GaN HEMT Class F Amplifier at 2 GHz With > 80% PAE," *IEEE Journal of Solid-State Circuits*, vol. 42, pp. 2130-2136, 2007.
- [38] F. H. Raab, "Effects of circuit variations on the class E tuned power amplifier," *IEEE Journal of Solid-State Circuits*, vol. 13, pp. 239- 247, 1978.

- [39] F. Raab, "Idealized operation of the class E tuned power amplifier," *IEEE Transactions on Circuits and Systems*, vol. 24, pp. 725- 735, 1977.
- [40] P. M. Gaudio, C. Bernal, and A. Mediano, "Exact Analysis of a Simple Class E Circuit Version for Device Characterization," *IEEE MTT-S International Microwave Symposium digest* vol. 3, pp. 1737-1740, 2003.
- [41] A. Grebennikov, " RF and Microwave power amplifier Design," New York: McGraw-Hill, 2004.
- [42] H. Jager, A. Grebennikov, E. Heaney, and R. Weigel, "Broadband high-efficiency monolithic InGaP/GaAs HBT poweramplifiers for 3G handset applications," *2002 IEEE MTT-S International Microwave Symposium Digest*, vol. 2, pp. 1035-038, 2002.
- [43] H. Jager, A. Grebennikov, E. Heaney, and R. Weigel, "Broadband high-efficiency monolithic InGaP/GaAs HBT power amplifiers for wireless applications," *International Journal of Microwave and Millimeter-Wave Computer-Aided Engineering*, vol. 13, pp. 496-510, 2003.
- [44] Y. Qin, "Broadband high efficiency active integrated antenna," in *School of Computing, Engineering and Information Sciences* vol. Doctor of Philosophy, Newcastle upon Tyne: Northumbria University 2007
- [45] Y.-S. Lee, M.-W. Lee, and Y.-H. Jeong, "High-Efficiency Class-F GaN HEMT Amplifier With Simple Parasitic-Compensation Circuit," *IEEE Microwave and Wireless Components Letters*, vol. 18, pp. 55 - 57 2008.
- [46] O. Ozgun, S. Mutlu, M. I. Aksun, and L. Alatan, "Design of Dual-Frequency Probe-Fed Microstrip Antennas With Genetic Optimization Algorithm," *IEEE Transactions on Antennas and Propagation*, vol. 51, pp. 1947- 1954, 2003.
- [47] D. S. Weile and E. Michielssen, "Genetic Algorithm Optimization Applied to Electromagnetics: A Review," *IEEE Transactions on Antenna and Propagation*, vol. 45, pp. 343-353, 1997.
- [48] S. Kirkpatrick, C. D. Gelatt, Jr., and M. P. Vecchi, "Optimization by Simulated Annealing," *Science*, vol. 220, pp. 671-680, 1983.
- [49] W. H. Press, S. A. Teukolsky, W. T. Vetterling, and B. P. Flannery, *Numerical Recipes* New York: Cambridge University Press, 1992.
- [50] L. Davis, *Genetic Algorithms and Simulated Annealing*. London, UK.: Pittman, 1987.
- [51] J. Robinson and Y. Rahmat-Samii, "Particle Swarm Optimization in Electromagnetics," *IEEE Transactions on Antennas and Propagation*, vol. 52, pp. 397 - 407, 2004.
- [52] J. H. Holland, "Genetic algorithms," in *Scientific American*, July, 1992, pp. 66 - 72.
- [53] E. Michielssen, J.-M. Sajer, S. Ranjithan, and R. Mittra, "Design of Lightweight, Broad-band Microwave Absorbers using Genetic Algorithms," *IEEE Transactions on Microwave Theory and Techniques*, vol. 41, pp. 1024-1031, 1993.

- [54] Q. Lu, E. Korolkiewicz, S. Danaher, Z. Ghassemlooy, and A. Sambell, "Optimum Design of a Probe Fed Dual Frequency Patch Antenna Using Genetic Algorithm," in *ARMMS RF & Microwave Society*, Milton Hill House, Steventon, Oxfordshire, 20-21 April 2009.
- [55] B. Cakiroglu, P. J. Collins, M. J. Havrilla, K. Sertel, and A. J. Terzuoli, "Multi-scale triangular patch high impedance ground plane to improve the bandwidth of conformal bow-tie antennas," in *IEEE Antennas and Propagation Society International Symposium, 2008. AP-S 2008.*, 5-11 July 2008.
- [56] A. Dupuy, K. M. K. H. Leong, and T. Itoh, "Class-F power amplifier using a multi-frequency composite right/left-handed transmission line harmonic tuner," in *2005 IEEE MTT-S International Microwave Symposium Digest*, 12-17 June 2005.
- [57] F. You, S. He, X. Tang, and X. Deng, "The Effects of Limited Drain Current and On Resistance on the Performance of an LDMOS Inverse Class-E Power Amplifier," *IEEE Transactions on Microwave Theory and Techniques*, vol. 57, pp. 336-343, 2009.
- [58] F. Afshinmanesh, A. Marandi, and M. Shahabadi, "Design of a Single-Feed Dual-Band Dual-Polarized Printed Microstrip Antenna Using a Boolean Particle Swarm Optimization," *IEEE Transactions on Antennas and Propagation Magazine*, vol. 56, pp. 1845-1852, 2008.
- [59] K. S. Tang, K. F. Man, S. Kwong, and Q. He, "Genetic algorithms and their applications," *IEEE Signal Processing Magazine*, vol. 13, pp. 22-37, 1996.
- [60] R. Schlub, J. Lu, and T. Ohira, "Seven-element ground skirt monopole ESPAR antenna design from a genetic algorithm and the finite element method," *IEEE Transactions on Antennas and Propagation*, vol. 51, pp. 3033- 3039, 2003.
- [61] N. Telzhensky and Y. Leviatan, "Novel Method of UWB Antenna Optimization for Specified Input Signal Forms by Means of Genetic Algorithm," *IEEE Transactions on Antennas and Propagation*, vol. 54, pp. 2216-2225, 2006.
- [62] F. J. Villegas, T. Cwik, Y. Rahmat-Samii, and M. Manteghi, "A parallel electromagnetic genetic-algorithm optimization (EGO) application for patch antenna design," *IEEE Transactions on Antennas and Propagation*, vol. 52, pp. 2424- 2435, 2004.
- [63] Z. Altman, R. Mittra, and A. Boag, "New Designs of Ultra Wide-Band Communication Antennas Using a Genetic Algorithm," *IEEE Transactions on Antennas and Propagation*, vol. 45, pp. 1494-1501, 1997.
- [64] K. T. Ng, S. H. Yeung, and K. F. Man, "Jumping Genes Multiobjective Optimization Scheme for Planar Monopole Ultrawideband Antenna," *IEEE Transactions on Antennas and Propagation Magazine*, vol. 56, pp. 3659 - 3666 2008.
- [65] R. M. Baghaee, M. H. Neshati, and J. R. Mohassel, "Rigorous Analysis of Rectangular Dielectric Resonator Antenna With a Finite Ground Plane " *IEEE Transactions on Antennas and Propagation*, vol. 56, pp. 2801 - 2809, 2008.

- [66] H. Choo and H. Ling, "Design of broadband and dual-band microstrip antennas on a high-dielectric substrate using a genetic algorithm," *IEE Proceedings -Microwaves, Antennas and Propagation*, vol. 150 pp. 137- 142, 2003.
- [67] J. M. Johnson and Y. Rahmat-Samii, "Genetic Algorithms in Engineering Electromagnetics," *IEEE Antennas and Propagation Magazine*, vol. 39, pp. 7-21, 1997.
- [68] E. A. Jones and W. T. Joines, "Genetic Design of Linear Antenna Arrays," *IEEE Antennas and Propagation Magazine*, vol. 42, pp. 92-100, 2000.
- [69] H. Choo and H. Ling, "Design of multiband microstrip antennas using a genetic algorithm," *IEEE Microwave and Wireless Components Letters*, vol. 12, pp. 345-347, 2002.
- [70] E. E. Altshuler, "Design of a Vehicular Antenna for GPS/IRIDIUM Using a Genetic Algorithm," *IEEE Transactions on Antennas and Propagation*, vol. 48, pp. 968-972, 2000.
- [71] A. Arkko and J. Rahola, "On the Optimization of Mobile Terminal Antenna Isolation using the Genetic Algorithm Technique," in *The Second European Conference on Antennas and Propagation (EuCAP 2007)* Edinburgh, UK., 2007.
- [72] S. K. Lee, "The application of the segmentation method in the design of compact single-feed circular polarized microstrip patch antennas," in *School of Computing, Engineering and Information Sciences*. vol. Ph. D Newcastle upon Tyne, UK: Northumbria University, May 2007.
- [73] B. Paul, S. Mridula, C. K. Aanandan, and P. Mohanan, "A new microstrip patch antenna for mobile communications and bluetooth applications," *Microwave and Optical Technology Letters*, vol. 33, pp. 285 - 286, 2002.
- [75] Q. Q. He, B. Z. Wang, and J. He, "Wideband and Dual-Band Design of a Printed Dipole Antenna," *IEEE Antennas and Wireless Propagation Letters*, vol. 7, pp. 1- 4, 2008.
- [76] H. S. Noh, J. S. Yun, J. M. Kim, and S.-I. Jeon, "Microstrip patch array antenna with high gain and wideband for Tx/Rx dual operation at Ku-band," in *IEEE Antennas and Propagation Society International Symposium, 2004.* , Monterey, California 20-25 June 2004.
- [77] S.-L. S. Yang, A. A. Kishk, K.-F. Lee, K.-M. Luk, and H.-W. Lai, "The design of microstrip patch antenna with four polarizations," in *2008 IEEE Radio and Wireless Symposium, 22-24 Jan. 2008.*
- [78] S. M. Kim, K. S. Yoon, and W. G. Yang, "Dual-band circular polarization square patch antenna for GPS and DMB," *Microwave and Optical Technology Letters*, vol. 49, pp. 2925 - 2926, 2007.
- [79] F. Yang, X.-X. Zhang, X. Ye, and Y. Rahmat-Samii, "Wide-Band E-Shaped Patch Antennas for Wireless Communications," *IEEE Transactions on Antennas and Propagation*, vol. 49, pp. 1094-1100, 2001.

- [80] Q. Lu, Z. H. Shaikh, and E. Korolkiewicz, "Application of a simplified probe feed impedance formula to the design of a dual frequency patch antenna," *Microwave and Optical Technology Letters*, vol. 51 pp. 1161 - 1164, March 2009.
- [81] A. J. Wilkinson and J. K. A. Everard, "Transmission Line Load Network Topology for Class E Power Amplifier" *IEEE Transactions on Microwave Theory and Techniques*, vol. 49, pp. 1202-1210, JUNE 2001.
- [82] F. You, S. He, X. Tang, and T. Cao, "Performance Study of a Class-E Power Amplifier With Tuned Series-Parallel Resonance Network," *IEEE Transactions on Microwave Theory and Techniques*, vol. 56, pp. 2190-2200, 2008.
- [83] C. Wang, L. E. Larson, and P. M. Asbeck, "Improve Design Technique of a Microwave Class-E Power Amplifier with Finite Switching-on Resistance," in *Proc. 2002 IEEE Radio and Microwave Conf.*, 2002, pp. 241-244.
- [84] T. B. Mader and Z. B. Popovic, "The Transmission-line High-efficiency Class-E Amplifier," *IEEE Microwave and Guided Wave Letters*, vol. 5, pp. 290-292, 1995.
- [85] Q. Lu, A. Sambell, S. Danaher, E. Korolkiewicz, Z. Ghassemlooy, L. Liu, and D. Wu, "The effect of the turn 'On' resistance of an active device and the Q factor of the load harmonic network on the efficiency and efficiency bandwidth of a class E amplifier " in *2010 7th International Symposium on Communication Systems Networks and Digital Signal Processing (CSNDSP)*, Newcastle upon Tyne, 2010, pp. 106-110.
- [86] A. Juhas and L. A. Novak, "Class-E, Class-C, and Class-F Power Amplifier Based Upon a Finite Number of Harmonics," *IEEE Transactions on Microwave Theory and Techniques*, vol. 53, pp. 1623- 1625, 2009.
- [87] Y. Abe, R. Ishikawa, and K. Honjo, "Inverse Class-F AlGaIn/GaN HEMT Microwave Amplifier Based on Lumped Element Circuit Synthesis Method," *IEEE Transactions on Microwave Theory and Techniques*, vol. 56, pp. 2748-2753, 2008.
- [88] Y. Y. Woo, Y. Yang, and B. Kim, "Analysis and experiments for high-efficiency class-F and inverse class-F power amplifiers," *IEEE Transactions on Microwave Theory and Techniques*, vol. 54 pp. 1969-1974, 2006.
- [89] U. Pisani, A. Ferrero, and G. Madonna, "Experimental characterization of nonlinear active microwave devices," *U.R.S.I. Review of Radio Science 1999-2002*, *IEEE Press*:3–22, 15 April 2002.
- [90] J. Rollett, "Stability and Power-Gain Invariants of Linear Two-ports," *IRE Transactions on Circuit Theory*, vol. 9, pp. 29 - 32, Mar 1962.
- [91] H. Zhang, Y.-Q. Li, X. Chen, Y.-Q. Fu, and N.-C. Yuan, "Design of Circular/Dual-Frequency Linear Polarization Antennas Based on the Anisotropic Complementary Split Ring Resonator," *IEEE Transactions on Antennas and Propagation*, vol. 57, pp. 3352 - 3355 2009
- [92] S. K. Lee, S. F. Ooi, A. Sambell, E. Korolkiewicz, and S. Scott, "Application of segmentation analysis to a matched U-slot patch antenna," *Microwave and Optical Technology Letters*, vol. 50 (10), 2008.

- [93] Y.-F. Wu, C.-H. Wu, D.-Y. Lai, and F.-C. Chen, "A reconfigurable quadri-polarization diversity aperture-coupled patch antenna " *IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION*, vol. 55 NUMB 3; PART 2, pp. 1009-1012 2007.
- [94] K. Van Caekenberghe, N. Behdad, K. M. Brakora, and K. Sarabandi, "A 2.45-GHz Electrically Small Slot Antenna " *IEEE Antennas and Wireless Propagation Letters*, vol. 7, pp. 346 - 348, 2008.
- [95] G. Q. Luo, Z. F. Hu, Y. Liang, L. Y. Yu, and L. L. Sun, "Development of Low Profile Cavity Backed Crossed Slot Antennas for Planar Integration," *IEEE Transactions on Antennas and Propagation*, vol. 57, pp. 2972 - 2979, 2009.
- [96] J.-S. Row and R.-H. Chen, "Reconfigurable slot-coupled microstrip antenna with polarisation diversity," *IET Microwaves, Antennas & Propagation*, vol. 1, pp. 798–802, 2007.
- [97] L. Liu, Q. Lu, D. Wu, A. Sambell, and E. Korolkiewicz, "Determination of the transformers turn ratios and design of a circular polarised cross slot coupled antenna " in *2010 7th International Symposium on Communication Systems Networks and Digital Signal Processing (CSNDSP)*, Newcastle upon Tyne, 2010, pp. 115 - 118.
- [98] Y. Li, Z. Zhang, W. Chen, Z. Feng, and M. F. Iskander, "A Dual-Polarization Slot Antenna Using a Compact CPW Feeding Structure " *IEEE Antennas and Wireless Propagation Letters*, vol. 9, pp. 191 - 194, 2010.
- [99] S.-L. S. Yang, K.-M. Luk, H.-W. Lai, A.-A. Kishk, and K.-F. Lee, "A Dual-Polarized Antenna with Pattern Diversity," *IEEE Antennas and Propagation Magazine*, vol. 50, pp. 71-79, 2008.
- [100] B. Aljibouri, A. J. Sambell, and B. S. Sharif, "Application of genetic algorithm to design of sequentially rotated circularly polarised dual-feed microstrip patch antenna array," *Electronics Letters*, vol. 44, pp. 708-709, 2008.
- [101] F.-S. Chang, K.-C. Chao, C.-H. Lu, and S.-W. Su, "Compact vertical patch antenna for dual-band WLAN operation," *Electronics Letters*, vol. 44, pp. 612-613, 2008.
- [102] H. Choo and H. Ling, "Design of electrically small planar antennas using inductively coupled feed," *Electronics Letters*, vol. 39, pp. 1563-1565, 2003.
- [103] R. M. Edwards, G. G. Cook, S. K. Khamas, R. J. Aidley, and B. Chambers, "Design of circularly polarised printed spiral antenna using dualobjective genetic algorithm," *Electronics Letters*, vol. 34, pp. 608-609, 1998.
- [104] M. Himdi, J. P. Daniel, and C. Terret, "Transmission line analysis of aperture-coupled microstrip antenna," *Electronics Letters*, vol. 25, pp. 1229-1230, 1989.

Appendix A Design of a Probe Fed Dual Frequency Patch

Antenna

Matlab programme code of design of a probe fed dual frequency patch antenna:

```
function [err,Z]=objval2(x0)
range 30-45 25-35 5-20 5-15
x0=x0*diag([15 19])*1e-3;
x0=x0+ones(size(x0))*diag([5 5])*1e-3;
f=[2.38e9 1.83e9];
Z=zeros(size(x0,1),2);
Z(:,1)=feed_p2(39.4e-3,30.4e-3,x0(:,1),x0(:,2),f(1));
Z(:,2)=feed_p2(39.4e-3,30.4e-3,x0(:,1),x0(:,2),f(2));
err=sum(real(Z'-50).^2);
err=err+sum(imag(Z).^2);
err=1./err;
%Function to be maximised
%objval=@(x) prod(sin(x*pi),2);
nc=2;
ng=20; %number of genes per chromosome
maxit=50; % Number of iterations
np=1e4; %Population Size
Ch=rand(np,ng*nc)>.5; %Throw forst population with random genes (50% ones 50% zeros)
bits=2.^(ng:-1:1-ng-1); % Number corresponding to each bit 0-4 in our case.
inds=1:ng;
for it=1:maxit
    Phen=zeros(np,nc);
    for k=0:nc-1; Phen(:,k+1)= Ch(:,k*ng+(1:ng))*bits; end
    [fitness,Z]= objval2(Phen);
    [dum,i]=sort(fitness,'descend');%%%%%%%%%%% sorts each column of a matrix in descending order
    Ch=Ch(i,:); fitness=fitness(i,:); Phen=Phen(i,:);Z=Z(i,:);
    fitness=fitness.^6; % Accelerator to
    [dum,inds]=histc(rand(1,np),[0 ;cumsum(fitness/sum(fitness))]);
    sel=Ch(inds,:); %Select 1 bit per chromosome to swap over for the new population and
    sel=sel';Ch=Ch';
    bit=ceil(ng*rand(1,np))+(0:ng:((np*ng)-1)); sel(bit)=Ch(bit);
    sel=sel';Ch=Ch';
    %Add mutation with probability pm. Mutation rate decreases with time
    pm=0.001.^(it/20); rm=find(rand(size(sel))<pm);%Find indices and values of nonzero elements
    sel(rm)=~sel(rm);% not
    Ch=sel;
    disp([Phen(1,:)*diag([15 19])+ones(size(Phen(1,:)))*diag([5 5])])
    disp(Z(1,:));
    plot(fitness,Z),pause
end
```

```
for k=0:nc-1; Phen(:,k+1)= Ch(:,k*ng+(1:ng))*bits; end
[fitness,Z]= objval(Phen);
[dum,i]=sort(fitness,'descend');
Ch=Ch(i,:); fitness=fitness(i,:); Phen=Phen(i,:);
Phen(1,:)*diag([15 19])+ones(size(Phen(1,:)))*diag( [5 5]);
f=[2.38e9 1.83e9];
```


Appendix B Concepts of Class E Power Amplifiers

B.1 Derivation of the Equations for the Voltage and Current Waveforms


for $R_{on} \neq 0$

The approximate equivalent circuits of the active device for the two conditions are shown below,

I. ON STATE: $(\frac{T_s}{2} \leq t \leq T_s)$



II. OFF STATE: $(0 \leq t \leq \frac{T_s}{2})$



For the off state the current in the capacitor given by equation (B.1),

$$C_s \frac{dv_{s1}(t)}{dt} = I_{dc}(1 - a_r \sin \omega_s t + \varphi_r); \quad (\text{B.1})$$

The switch voltage $v_{s1}(t)$ in (B.2) is obtained by integrating (B.1) where the constant $2R_{on}I_{dc}$ is obtained when $t = 0$,

$$v_{s1} t = \frac{I_{dc}}{\omega_s C_s} \omega_s t + a_r \cos \omega_s t + \varphi_r - \cos \varphi_r + 2R_{on} I_{dc}; \quad (B.2)$$

Substituting the condition 2 in section 3.2.2, ($v_{s1}(\frac{T_s}{2}) = v_{s2}(\frac{T_s}{2}) = 0$) (B.2) results in

$$\frac{I_{dc}}{\omega_s C_s} \omega_s (\frac{T_s}{2}) + a_r \cos \omega_s (\frac{T_s}{2}) + \varphi_r - \cos \varphi_r + 2R_{on} I_{dc} = 0 \quad (B.3)$$

and hence

$$\pi - 2a_r \cos \varphi_r + 2R_{on} I_{dc} = 0. \quad (B.4)$$

The above equation can be simplified as

$$\cos \varphi_r = \frac{\pi}{2} + R_{on} \omega_s C_s. \quad (B.5)$$

For the on state when the switch is closed the current now flows in the R_{on} resistance and

$$v_{s2}(t) = R_{on} I_{dc} (a_r \sin \omega_s t + \varphi_r). \quad (B.6)$$

Applying the condition 1 in section 3.2.2 ($v_{s2}(T_s/2) = 0$) in (B.6)

$$1 + a_r \sin \varphi_r = 0 \quad (B.7)$$

Using (B.5) and (B.6) it can be shown that the two constants are given by (B.7) and (B.8).

$$a_r = 1 + \frac{\pi}{2} + \omega_s C_s R_{on}^2 \quad ; \quad (B.7)$$

$$\tan \varphi_r = \frac{-1}{\frac{\pi}{2} + \omega_s C_s R_{on}}. \quad (B.8)$$

B.2 Derivation of the I_{dc} and the Optimum Impedance at the Design

Frequency where $R_{on} = 0$

$$\begin{aligned} V_{dc} &= \frac{1}{T_s} \int_0^{\frac{T_s}{2}} v_{s1} t dt + \frac{T_s}{2} \int_{\frac{T_s}{2}}^T v_{s2} t dt \\ &= \frac{1}{T_s} \int_0^{\frac{T_s}{2}} \frac{I_{dc}}{\omega_s C_s} \omega_s t + a_r \cos \omega_s t + \varphi_r - \cos \varphi_r + R_{on} I_{dc} (1 - a_r \sin \varphi_r) dt + \frac{T_s}{2} R_{on} I_{dc} (1 - a_r \sin \omega_s t + \varphi_r) dt \\ &= \frac{1}{T_s} \int_0^{\frac{T_s}{2}} \frac{I_{dc}}{\omega_s C_s} \omega_s t + a_r \cos \omega_s t + \varphi_r - \cos \varphi_r dt + \frac{T_s}{2} R_{on} I_{dc} (1 - a_r \sin \varphi_r) dt + \frac{T_s}{2} R_{on} I_{dc} (1 - a_r \sin \omega_s t + \varphi_r) dt \\ &= \frac{I_{dc}}{\omega_s C_s} \frac{1}{T_s} \int_0^{\frac{T_s}{2}} \omega_s t dt + a_r \frac{-2 \sin \varphi_r}{\omega_s} - a_r \cos \varphi_r \frac{T_s}{2} + \frac{R_{on} I_{dc}}{2} (1 - a_r \sin \varphi_r) + \frac{R_{on} I_{dc}}{2} + \frac{2 R_{on} I_{dc}}{T_s} \frac{a_r \cos \varphi_r}{\omega_s} \\ &= \frac{I_{dc}}{\omega_s C_s} \frac{\pi}{4} - \frac{a_r \sin \varphi_r}{\pi} - \frac{a_r \cos \varphi_r}{2} + \frac{R_{on} I_{dc}}{2} - \frac{R_{on} I_{dc}}{2} a_r \sin \varphi_r + \frac{R_{on} I_{dc}}{2} + R_{on} I_{dc} \frac{a_r \cos \varphi_r}{\pi} \\ &= \frac{I_{dc}}{\omega_s C_s} \frac{\pi}{4} - \frac{a_r \sin \varphi_r}{\pi} - \frac{a_r \cos \varphi_r}{2} + R_{on} I_{dc} - \frac{R_{on} I_{dc}}{2} a_r \sin \varphi_r + R_{on} I_{dc} \frac{a_r \cos \varphi_r}{\pi} \end{aligned} \quad (B.9)$$

Applying (B.5) and (B.7), (B.9) can be simplified as

$$I_{dc} = \frac{V_{dc}}{\frac{1}{\pi \omega_s C_s} + \frac{3}{2} R_{on} + \frac{\omega_s C_s R_{on}^2}{\pi}} \quad (B.10)$$

Fourier series is defined as

$$v_s t = \sum_{n=-\infty}^{\infty} K_n e^{jn \omega_s t} \quad (B.11)$$

$$K_n = \frac{1}{T_s} \int_0^{\frac{T_s}{2}} v_{s1}(t) e^{-jn\omega_s t} dt + \frac{1}{T_s} \int_{\frac{T_s}{2}}^{T_s} v_{s2}(t) e^{-jn\omega_s t} dt \quad (\text{B.12})$$

$$K_1 = \frac{1}{T_s} \int_0^{\frac{T_s}{2}} v_{s1}(t) e^{-j\omega_s t} dt + \frac{1}{T_s} \int_{\frac{T_s}{2}}^{T_s} v_{s2}(t) e^{-j\omega_s t} dt \quad (\text{B.13})$$

The integration is performed over the whole period to obtain the switch voltage at the design frequency is shown in (B.14).

$$v_s(\omega_s t) = 2 K_1 \cos(\omega_s t + \theta_v) = 2 K_1 \sin(\omega_s t + \frac{\pi}{2} + \theta_v) \quad (\text{B.14})$$

The optimum input impedance of the external load harmonic network is obtained from B.15.

found as

$$Z_{inopt} = \frac{v_s(\omega_s t)}{I_R(\omega_s t)} = \frac{2 K_1}{a_r I_{dc}} e^{j(\frac{\pi}{2} + \theta_v - \phi_r)} \quad (\text{B.15})$$

B.3 Derivations of New Equations for the Voltage/Current Waveforms and Optimum Impedance

When $t = T_s/2$ (3.9) and (3.13) are evaluated as shown below.

$$v_{s1} \Big|_{t=\frac{T_s}{2}} = R_{on} I_{dc} [1 - a_r \sin(\frac{2\pi T_s}{T_s} + \phi_r)]$$

$$= R_{on} I_{dc} (1 - a_r \sin(\pi + \varphi_r))$$

$$= R_{on} I_{dc} (1 + a_r \sin \varphi_r)$$

$$v_{s2} \frac{T_s}{2} = \frac{I_{dc}}{\omega_s C_s} \omega_s t + a_r \cos \omega_s t + \varphi_r - \cos \varphi_r + R_{on} I_{dc} (1 - a_r \sin \varphi_r)$$

$$= \frac{I_{dc}}{\omega_s C_s} \frac{2\pi T_s}{T_s} + a_r \cos \frac{2\pi T_s}{T_s} + \varphi_r - \cos \varphi_r + R_{on} I_{dc} (1 - a_r \sin \varphi_r)$$

$$= \frac{I_{dc}}{\omega_s C_s} \pi + a_r \cos \pi + \varphi_r - \cos \varphi_r + R_{on} I_{dc} (1 - a_r \sin \varphi_r)$$

$$= \frac{I_{dc}}{\omega_s C_s} \pi + a_r - \cos \varphi_r - \cos \varphi_r + R_{on} I_{dc} (1 - a_r \sin \varphi_r)$$

$$= \frac{I_{dc}}{\omega_s C_s} \pi - 2a_r \cos \varphi_r + R_{on} I_{dc} (1 - a_r \sin \varphi_r)$$

For the condition $v_{s1} \left(\frac{T_s}{2}\right) = v_{s2} \left(\frac{T_s}{2}\right) \neq 0$ (see section 3.2.3), the required equation is shown

below (B.16)

$$R_{on} I_{dc} (1 + a_r \sin \varphi_r) = \frac{I_{dc}}{\omega_s C_s} (\pi - 2a_r \cos \varphi_r) + R_{on} I_{dc} (1 - a_r \sin \varphi_r)$$

$$R_{on} (1 + a_r \sin \varphi_r) = \frac{1}{\omega_s C_s} (\pi - 2a_r \cos \varphi_r) + R_{on} (1 - a_r \sin \varphi_r)$$

$$\frac{1}{\omega_s C_s} \pi - 2a_r \cos \varphi_r = 2R_{on} I_{dc} \sin \varphi_r. \quad (\text{B.16})$$

(B.9) can now be expressed as the objective function in the form shown in B.17.

$$\frac{1}{\omega_s C_s} \pi - 2a_r \cos \varphi_r = 2R_{on} I_{dc} \sin \varphi_r$$

$$\frac{1}{\omega_s C_s} \pi - 2a_r \cos \varphi_r = 2R_{on} I_{dc} \sqrt{1 - \cos^2 \varphi_r}$$

$$\frac{1}{\omega_s C_s} \pi - 2a_r \cos \varphi_r = 4R_{on}^2 I_{dc}^2 (1 - \cos^2 \varphi_r)$$

Objective Function could be achieved as show below,

$$1 + R_{on}^2 \omega_s^2 C_s^2 4a_r^2 \cos^2 \varphi_r - 4\pi a_r \cos \varphi_r + (\pi^2 - 4R_{on}^2 \omega_s^2 C_s^2 a_r^2) = 0 \quad \text{B.17}$$

B.4 Matlab Program to Determine ‘ a_r ’ and ‘ φ_r ’ in (B.17)

```

Cs=1e-12;
f=2e9;
omega=2*pi*f;
Ron=5;
Vdc=5;
[ar,phir]=meshgrid(1.7:0.05:2.3,-34:0.5:-27);
phir=phir.*pi./180;
Y=(1+(Ron*Cs*omega).^2)*4.*(ar.^2).*(cos(phir).^2)-4*pi.*ar.*cos(phir)+pi.^2-
4*Ron^2*(omega.^2)*(Cs.^2).*(ar.^2);
surf(ar,phir,min(0,Y))

```

Appendix C Using GA to Investigate the Class E Amplifier

C.1 GA is used to investigate the Ideal Load Harmonic Networks for Class E Amplifiers ($R_{on} = 0$)

```
function goal=Load_Net_fn(f0,Q)
cs=1e-12; Ron=0.01; fs=2e9; c=3e8; Vdc=5; omegas=2*pi*fs; omega0=2*pi*f0; T0=1/fs;
phi=-32.48/180*pi;
dt=0.005.*T0; t=[0:dt:T0/2]; f=[1e9:1e9:9e9]; Idc=pi*omegas*cs*Vdc;
av=0.522./(omegas*cs); Idc/(omegas*cs*T0);
ar=sqrt(1+(pi/2+omegas*cs*Ron).^2); RL=14.68;
i=sqrt(-1);
%Switch Voltage
%First Harmonic
    V1st=2*Idc./(omegas*cs*pi)*abs(pi^2/8-1-i*pi/4);

%Second Harmonic
    V2nd=2*Idc./(omegas*cs*pi)*abs((4+i*pi)/12);

%Third Harmonic
    V3rd=2*Idc./(omegas*cs*pi)*1/9;

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
Zopt1=abs(RL*(1+i*Q.*(omegas^2-omega0.^2)./(omega0*omegas)));
Zopt2=abs(RL*(1+i*Q.*(4*omegas^2-omega0.^2)./(2*omega0*omegas)));
Zopt3=abs(RL*(1+i*Q.*(9*omegas^2-omega0.^2)./(3*omega0*omegas)));

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
I1=ar*Idc;
I2=V2nd./Zopt2;
I3=V3rd./Zopt3;

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
P1=1/2.*(abs(I1.^2))*RL;
P2=1/2.*(abs(I2.^2))*RL;
P3=1/2.*(abs(I3.^2))*RL;
Pdc=Idc.*Vdc;
```

```

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
goal=100.*(Pdc-P2-P3)./Pdc;

Plotting the Three Dimensions Figures:
[f0,Q]=meshgrid(1.7:.002:1.95,1:.05:5);
goal=Load_Net_fn(1e9*f0,Q);
figure(1)
%[C,h]=contour(f0,goal,Q);
[C,h]=contour(f0,Q,goal);
set(h,'ShowText','on','TextStep',get(h,'LevelStep')*2)
xlabel('Frequency (GHz)'),ylabel('Q value'),title('Efficiency (%)')

% xlabel('Frequency (GHz)'),ylabel('Efficiency (%)'),zlabel('Q value'),title('Efficiency Vs Q value Vs
Frequency')
% xlabel('Frequency'),ylabel('Efficiency'),title('Q value')
colormap cool
figure(2)
% surf(f0,Q,10*log10(goal)),shading('interp')
surf(f0,Q,goal),shading('interp')
% xlabel('Frequency'),ylabel('Q value'),title('Losses in dB')
xlabel('Frequency (GHz)'),ylabel('Q value'),zlabel('Efficiency (%)'),title('Efficiency Vs Q value Vs Frequency')

```

C.2 GA is used to investigate the Optimum Load Harmonic Networks for

Class E Amplifiers ($R_{on} \neq 0$)

```

nc=2;
ng=20; % number of genes per chromosome
maxit=50; % Number of iterations
np=1e2; % Population Size
Ch=rand(np,ng*nc)>.5; % Throw first population with random genes (50% ones 50% zeros)
bits=2.^((ng:-1:1)-ng-1)'; % Number corresponding to each bit 0-4 in our case.
inds=1:ng;

for it=1:maxit
    Phen=zeros(np,nc);
    for k=0:nc-1; Phen(:,k+1)= Ch(:,k*ng+(1:ng))*bits; end
    fitness= amplifier_e_GA(Phen);
    [dum,i]=sort(fitness,'descend');
    Ch=Ch(i,:); fitness=fitness(i,:); Phen=Phen(i,:);
    fitness=max(0,fitness)+1e-10;
    %fitness=fitness.^6; % Accelerator to
    [dum,inds]=histc(rand(1,np),[0 ;cumsum(fitness/sum(fitness))]);
    sel=Ch(inds,:); % Select 1 bit per chromosome to swap over for the new population and
    %swap
    sel=sel';Ch=Ch';
    bit=ceil(ng*rand(1,np))+(0:ng:((np*ng)-1)); sel(bit)=Ch(bit);
    sel=sel';Ch=Ch';
    %Add mutation with probability pm. Mutation rate decreases with time

```

```

pm=0.0001.^(it/20); rm=find(rand(size(sel))<pm); sel(rm)=~sel(rm);
Ch=sel;
disp([Phen(1,:)*diag([1.7 30])+ones(size(Phen(1,:)))*diag([ 1.3 -60])]
% plot(fitness,Z),pause
end

```

```

function Efficiency=amplifier_e_GA(phen);
ar=phen(:,1)*1.7+1.3;
phir=phen(:,2)*30-60;
Efficiency=amplifier_e(ar,phir);

```

```

function Efficiency=amplifier_e(ar,phir)
Cs=1e-12;
f=2e9;
omega=2*pi*f;
Ron=30;
Vdc=5;

```

```

phir=phir.*pi./180;

```

```

Y=(1+(Ron*Cs*omega).^2)*4.*(ar.^2).*(cos(phir).^2)-4*pi.*ar.*cos(phir)+pi.^2-
4*Ron^2*(omega.^2)*(Cs.^2).*(ar.^2);

```

```

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

```

```

Idc=Vdc./(1/(omega.*Cs)*(pi/4-ar.*sin(phir)./pi-ar.*cos(phir)./2)+Ron-
Ron./2.*ar.*sin(phir)+Ron.*ar.*cos(phir)./pi);

```

```

Pdc=Vdc^2./(1/(omega.*Cs)*(pi/4-ar.*sin(phir)./pi-ar.*cos(phir)/2)+Ron-
Ron/2.*ar.*sin(phir)+Ron.*ar.*cos(phir)/pi);

```

```

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

```

```

ks1=Idc./(2*pi.*omega.*Cs).*((-2+ar.*cos(phir).*pi/2)-j.*(pi-2.*ar.*cos(phir)-ar./2.*pi.*sin(phir)));
ks1dc=-j*(Ron.*Idc./pi.*(1-ar.*sin(phir)));
ks2=Ron.*Idc./(2*pi).*(-1.*ar.*sin(phir).*(pi/2)+j*(2+ar.*cos(phir).*(pi/2)));
k1=ks1+ks1dc+ks2;

```

```

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

```

```

Re=Idc./(2.*pi.*omega.*Cs).*(-2+ar.*cos(phir).*pi/2)-Ron.*Idc/4.*ar.*sin(phir);
Im=Ron.*Idc/(2.*pi).*(2+ar.*cos(phir).*pi/2)-Ron.*Idc./pi.*(1-ar.*sin(phir))-Idc./(2.*pi.*omega.*Cs).*(pi-
2.*ar.*cos(phir)-ar.*pi./2.*sin(phir));
V1=Re+j.*Im;
thetav=atan2(imag(V1),real(V1));
K1=abs(V1);
Zopt=2.*K1./(ar.*Idc).*(exp(j.*(thetav+pi./2-phir)));
RL=real(Zopt);
Pout=(ar.*Idc).^2.*RL/2;

```

```


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

```


$$\text{Efficiency} = \text{Pout.} / \text{Pdc.} * 100;$$

Appendix D Investigate the Losses of the Harmonic Networks of Class E PAs


D.1 Losses in a Suppressed Second Harmonic Network using Duroid 5870



(a)



(b)



(c)

Figure d.1: The obtained S-parameters using Duroid 5870 substrate (a) S_{11} , (b) S_{22} and (c) S_{21}

D.2 Losses in a Suppressed Second and Third Harmonics Network using Duroid 5870

The lengths and the values of the resistances for Duroid 5870 substrates are summarised in the two tables below.

(a)

	Length of the Microstrip Lines (mm)	Equivalent Resistance (Ω)
$M1$	10.2	$R_1 = 0.071$
$M2$	20.5	$R_2 = 0.143$
$M3$	10	$R_3 = 0.070$
$M4$	6.8	$R_4 = 0.047$
$M5$	24.4	$R_5 = 0.170$
$M6$	12.2	$R_6 = 0.085$

(b)

	Length of the Microstrip Lines (mm)	Equivalent Resistance (Ω)
<i>M1</i>	6.8	$R_1 = 0.047$
<i>M2</i>	13.5	$R_2 = 0.094$
<i>M3</i>	2.8	$R_3 = 0.020$
<i>M4</i>	10.2	$R_4 = 0.071$
<i>M5</i>	3.6	$R_5 = 0.025$
<i>M6</i>	7.8	$R_6 = 0.054$

(Total length = 44.7 mm)


(c)

	Length of the Microstrip Lines (mm)	Equivalent Resistance (Ω)
<i>M1</i>	10.2	$R_1 = 0.071$
<i>M2</i>	10.2	$R_2 = 0.071$
<i>M3</i>	11.6	$R_3 = 0.081$
<i>M4</i>	13.5	$R_4 = 0.094$
<i>M5</i>	39.3	$R_5 = 0.279$
<i>M6</i>	9.5	$R_6 = 0.066$


(d)

	Length of the Microstrip Lines (mm)	Equivalent Resistance (Ω)
<i>M1</i>	6.8	$R_1 = 0.047$
<i>M2</i>	6.8	$R_2 = 0.047$
<i>M3</i>	1.87	$R_3 = 0.013$
<i>M4</i>	20.5	$R_4 = 0.143$
<i>M5</i>	5.5	$R_5 = 0.038$
<i>M6</i>	11.4	$R_6 = 0.078$

Table D.1 Equivalent resistances of variable microstrip lines using Duroid 5870 substrate ($Z_0 = 50 \Omega$)




(a)




(b)

D.2: Input Impedance (in Ω) of the load harmonic networks using (a) Duroid 5870 substrate


and (b) Equivalent circuits with R.



(a)




(b)




(c)

Figure d.3: The obtained S-parameters using Duroid 5870 substrate (a) S_{11} , (b) S_{22} and (c) S_{21}



(a)



(b)

Figure D.4 The frequency response of S_{21} using Duroid 5870 for the four topologies circuits using (a) Tlines with R and (b) Mlines