

**FABRICATION, CHARACTERIZATION AND OPTIMIZATION OF IN-HOUSE
MOSFET TRANSISTOR USING SPIN ON DOPANT TECHNIQUE**

MARLIA BINTI MORSIN

This thesis is submitted in partial to fulfillment of the requirement for the
Master of Electrical Engineering

Faculty of Electrical and Electronic Engineering
Tun Hussien Onn University College of Technology

NOVEMBER, 2004

*To Mak and Ayah; for your love and support
My bros and sis, together we fight and reach the top
And for me...one step closer to hit*



PTTA UTHM
PERPUSTAKAAN TUNKU TUN AMINAH

ABSTRACT

This thesis explains the development and fabrication of first in-house MOSFET device using spin-on dopant technique at KUKUM Microfabrication Cleanroom. The process started with the establishment of process flow, process modules, and process parameters. Four modules were developed. The characteristics prior to the MOSFET device fabrication namely dry and wet oxidation, etching, resist thickness, exposure dose optimization, n-type and p-type spin on dopant and diffusion and also metal thickness characterization were recorded. The data were analyzed and applied in the fabrication of MOSFET devices. The MOSFET fabrication process used blanket-field oxide for isolation, positive resist for lithography process, Boron and Phosphorus for source/drain doping and aluminum for metallization. The whole MOSFET process had four masking process specifically source/drain masking, gate masking, contact masking, and metal masking. The result for each processes are presented in this thesis.

ABSTRAK

Tesis ini menerangkan mengenai pembangunan modul dan proses fabrikasi peranti MOSFET yang pertama dibina menggunakan teknik “spin –on dopant” di Bilik Bersih, Makmal Mikrofabrikasi, KUKUM. Proses ini bermula dengan membangunkan aliran proses fabrikasi, modul proses and mengenalpasti parameter- parameter yang terlibat. Empat modul telah dibangunkan sebelum proses fabrikasi peranti MOSFET iaitu pengoksidaan basah dan kering serta punaran, ketebalan rintang foto dan pengoptimuman dos dedahan, resapan jenis n dan jenis p serta penglogaman. Setiap data dianalisa dan hasilnya digunakan di dalam proses fabrikasi MOSFET. Proses fabrikasi MOSFET menggunakan pengoksidaan selimut - medan untuk pengasingan transistor, rintang foto positif bagi proses lithografi, boron dan fosforan sebagai dopan untuk proses resapan dan aluminium bagi proses penglogaman. Keseluruhan proses ini melibatkan empat jenis topeng ; topeng telaga (salir dan sumber), topeng get, topeng tingkap sentuhan dan topeng logam. Hasil bagi setiap proses dinyatakan di dalam tesis ini.

ACKNOWLEDGEMENT

First of all, I would like to thank my project supervisors, Prof. Dr. Hashim bin Saim and Ass. Prof. Dr. Uda bin Hashim for providing me guidance and dedications to carry out this project.

I would like to express my sincere gratitude to Nurhamidah, Teaching Engineer and all staffs at School of Microelectronic Engineering, KUKUM and not forgotten to all staffs at Pusat Pengajian Siswazah, KUiTTHO for their valuable contribution and help.

Lastly, to all my beloved friends who were involved in this project whether directly or indirectly. Special thanks for all of you.



PTITA UTHM
PERPUSTAKAAN TUNJUKU AMINAH

CONTENTS

CHAPTER	TITLE	PAGE
	TITLE	i
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	vi
	TABLE OF CONTENT	vii
	LIST OF TABLES	xi
	LIST OF FIGURES	xii
	LIST OF SYMBOL	xvi
	LIST OF APPENDIX	xviii
I	PROJECT OVERVIEW	1
	1.1 Overview	1
	1.2 Introduction	1
	1.3 Project Aspire	5
	1.4 Objective	5
	1.5 Project Scope	6
	1.6 Project Workflow	6

1.7	Importance of the Project	7
II	LITERATURE REVIEW – MOSFET TRANSISTOR	9
2.1	Overview	9
2.2	Introduction	9
2.3	MOSFET Device	12
2.4	P- Channel MOSFET (PMOS)	13
2.4.1	Structure of P-Channel MOS (PMOS) Transistor	14
2.4.2	A Qualitative Description of P – Channel MOS (PMOS) Transistor Operation	16
2.5	N- Channel MOSFET (NMOS)	19
2.5.1	Structure of N-Channel MOS (NMOS) Transistor	19
2.5.2	A Qualitative Description of N – Channel MOS (NMOS) Transistor Operation	20
2.6	Geometric and material properties of a MOS transistor	23
2.6.1	The gate capacitance	25
2.6.2	Mobility of carriers	25
2.6.3	DC analysis of the PMOS transistors	26
2.6.3.1	Current-Voltage relationships	26
III	LITERATURE REVIEW - FABRICATION PROCESS	28
3.1	Overview	28
3.2	Introduction	28
3.3	Wafer Preparation	29
3.3.1	Doping Semiconductor	31
3.4	Clean Process	33

3.4.1	Wet Cleaning Process	34
3.4.2	Contaminants	35
3.5	Thermal Process	35
3.5.1	Oxidation	35
3.5.1.1	Oxide Measurements	39
3.5.2	Diffusion	40
3.5.2.1	Deposition and Drive-In	45
3.5.2.2	Doping Measurement	45
3.6	Photolithography	47
3.6.1	Photoresist Coating	48
3.6.1.1	Photoresist	49
3.6.2	Soft Bake	51
3.6.3	Alignment and Exposure	52
3.6.3.1	Exposure source	52
3.6.4	Development	53
3.6.5	Hard Bake	54
3.6.6	Pattern Inspection	54
3.7	Etching	55
3.7.1	Wet Etch Process	56
3.7.1.1	Oxide Wet Etch	57
3.7.1.2	Metal Etch	58
3.7.2	Etch Basics	59
3.7.2.1	Etch Rate	59
3.7.2.2	Uniformity	59
3.8	Metallization	60
3.8.1	Aluminum	61
3.8.2	Physical Vapor Deposition (PVD)	62
3.8.2.1	Thermal Evaporation	62
3.8.2.2	Thickness Measurement	64
3.9	Characterization	65



IV	METHODOLOGY	66
4.1	Overview	66
4.2	Introduction	66
4.3	Cleanroom	67
4.4	Process equipment	70
4.5	Consumables	81
V	PROCESS MODULE DEVELOPMENT	84
5.1	Overview	84
5.2	Introduction	84
5.3	Oxidation	85
5.3.1	Dry Oxidation	86
5.3.2	Wet Oxidation	88
5.4	Photolithography	90
5.5	Diffusion	93
5.6	Metallization	95
5.7	Result and Discussion	96
5.7.1	Oxidation	97
5.7.2	Photolithography	101
5.7.3	Diffusion	104
5.7.4	Metallization	106
5.8	Conclusion	108
VI	THE FABRICATION PROCESS OF PMOS AND NMOS TRANSISTORS	109
6.1	Overview	109
6.2	Methodology	109
6.2.1	Fabrication Process of MOSFET (NMOS and PMOS Transistor)	110

VII	RESULT AND DISCUSSION	131
7.1	Overview	131
7.2	Result and discussion	132
7.3	Summary	146
VIII	CONCLUSION	147
8.1	Overview	147
8.2	Conclusion	147
8.3	Problem	148
8.4	Future Suggestion	149
	REFERENCES	151



LIST OF TABLES

TABLE NO.	TITLE	PAGE
2.1	Fundamental DC relationships for MOS transistors	26
4.1	A list of equipment	70
4.2	A list of consumables	81
5.1	Modules of MOSFET fabrication process	85
5.2	Process sequence summary of dry oxidation	87
5.3	Process sequence summary of wet oxidation	89
5.4	The program of Spin Processor (WS-400A-6NPP/LITE/IND)	91
5.5	Process sequence summary of Experiment 1	91
5.6	Process sequence summary of Experiment 2	92
5.7	Process sequence summary of Diffusion	94
5.8	Three phases of the deposition process	95
5.9	Process sequence summary of metallization	96
6.1	Modules of MOSFET fabrication process and its tasks	110
6.2	Process flow of MOSFET Fabrication Process	114
7.1	The specifications of wafers	132
7.2	The measurement of sheet resistance in diffusion process	135
7.3	Device and process parameters for NMOS and PMOS	146

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
1.1	The first transistor made by germanium was demonstrated on Dec. 23, 1947, at Bell Labs	2
1.2	Project Flow Chart	7
2.1	The family of transistor	11
2.2	(a) NMOS symbol and (b) PMOS symbol	12
2.3	Cross section and circuits symbols of (a) p – channel enhancement mode MOSFET and (b) p – channel depletion mode MOSFET.	14
2.4	An internal structure of a p – channel MOS transistor.	15
2.5	A p – channel MOS transistor under bias in the inversion region.	17
2.6	Typical behavior of drains current versus gate – source voltage for PMOS transistor	18
2.7	I_{DS} - V_{DS} characteristics for PMOS transistor	18
2.8	Cross section and circuits symbols of (a) n – channel enhancement mode MOSFET and (b) n – channel depletion mode MOSFET.	19
2.9	An internal structure of a n – channel MOS transistor.	20
2.10	A n – channel MOS transistor under bias in the inversion region.	21

2.11	Typical behavior of drains current versus gate – source voltage for PMOS transistor	22
2.12	I_{DS} - V_{DS} characteristics for PMOS transistor	23
2.13	Geometry of the MOS transistor	24
3.1	The subcell of the single – crystal silicon lattice structure	30
3.2	The <100> orientation plane.	30
3.3	(a) N-type (Phosphorus) doped silicon and (b) its donor energy band	32
3.4	(a) P-type (Boron) doped silicon, (b) its acceptor energy band	33
3.5	Wafer clean process	34
3.6	Diffusion doping process	41
3.7	Patterned diffusion doping process	41
3.8	Four point probe	46
3.9	(a) Photoresist applying and (b) photoresist coating	49
3.10	Patterning process with negative and positive photoresists	50
3.11	Different Baking Methods	51
3.12	The three steps of the development process	53
3.13	Wet etch process	56
3.14	Wet etch profiles	57
3.15	Schematic of thermal evaporator	63
3.16	Schematic of a profilometer	64
4.1	The Micro fabrication cleanroom layout	67
4.2	A view at Micro Fabrication Cleanroom, KUKUM.	68
4.3	Various view of an oxidation furnace	71
4.4	The P-Type and N-Type Diffusion Furnace	72
4.5(a)	The photoresist spinner and its programmer	73
4.5(b)	The Hot Plate	73
4.5(c)	The Mask Aligner and Exposure System	74
4.6	The Physical Vapor Deposition (PVD)	74
4.7	Wet Etch Bench. From left (a) BOE tank, (b) Rinse tank with De-Ionized (DI) water pipe (c) Spinner (d) ALUM Etchant	75

	tank (e) Acetone bottle	
4.8(a)	The IV test System	76
4.8(b)	The Electrical Probe Station	77
4.8(c)	The Four Point Probe	77
4.8(d)	The Conduction Gauge	78
4.9(a)	The High Power Microscope	78
4.9(b)	The Low Power Microscope	79
4.9(c)	The Step Height Measurement System –Stylus Surface Profiler	80
4.9(d)	The Spectrophotometer –Filmetrics	80
4.10	(a) N type of 4" silicon wafer <100> orientation and (b) P-type of 4" silicon wafer <100> orientation	82
4.11	(a) Liquid dopant (Boron) ad (b) Liquid dopant (Phosphorus)	82
4.12	Positive Photoresist	83
4.13	(a) BOE- Buffered Oxide Etch solution, (b) Aluminum Etchant solution,(c) Acetone and (d) Developer	83
5.1	Dry Oxidation Furnace Set	87
5.2	Wet Oxidation Furnace Set	89
5.3	The growth rates for dry oxidation process	98
5.4	The growth rates for wet oxidation process	99
5.5	The growth rates for dry and wet oxidation processes	100
5.6	The etch rate of oxide thickness for both oxidation process	101
5.7	The photoresist thickness vs. spin speed with ramp up fixed to 800 rpm.	102
5.8	The standard deviation vs. spin speed.	102
5.9	The image of resist profile with different exposure times (a) 70 seconds (b) 80 seconds (c) 90 seconds (d) 100 seconds (e) 110 seconds	103
5.10	Graph of sheet resistance vs. temperature for Boron doping process in 60 minutes and 75 minutes.	104
5.11	Graph of sheet resistance vs. temperature for Phosphorus doping process in 15 minutes and 20 minutes.	105

5.12	Graph of aluminum thickness vs. size of aluminum.	106
5.13	The graph of sheet resistance vs. size of aluminum	107
5.14	The five point set on the cutting wafer	107
5.15	Graph of aluminum thickness vs. time	108
7.1	The inspection outcome on P1 wafer in source/drain masking process.	133
7.2	The inspection outcome on N1 wafer in source/drain masking process.	134
7.3	The inspection outcome on P1 wafer in gate masking process.	136
7.4	The inspection outcome on N1 wafer in gate masking process.	137
7.5	The inspection outcome on P1 wafer in contact masking process.	139
7.6	The inspection outcome on N1 wafer in contact masking process.	140
7.7	The inspection outcome on P1 wafer in metal masking process.	142
7.8	The inspection outcome on N1 wafer in metal masking process.	143
7.9	$I_{DS}-V_{DS}$ characteristics for PMOS transistor	144
7.10	$I_{DS}-V_{DS}$ characteristics for NMOS transistor	144
7.11	(a) The PMOS transistors (b) The NMOS transistors	145



LIST OF SYMBOL

a	Lattice parameter
A	Constant in oxidation law
\AA	Symbol for 10^{-10} cm or 10^{-8} m
B	Constant in oxidation law
β	Linear gain
C	Capacitance per unit area
C_{ox}	Oxide capacitance per unit area
D	A dopant (chemical equation only)
D	Diffusion coefficient
g_m	Transconductance
h	Planck's constant
I	Current
I_B	Body current
I_D	Drain current
I_G	Gate current
I_S	Source current
j	Flux
k	Boltzmann's constant
k	Segregation coefficient
l	A length
m	Mass
MOSFET	Metal Oxide Semiconductor Field Effect Transistor

NMOS	N- Channel Metal Oxide Semiconductor
PMOS	P- Channel Metal Oxide Semiconductor
q	Charge on the electron
Q	Charge per unit area
t	Time
t_{ox}	Oxide thickness
V_B	Body voltage
V_D	Drain voltage
V_{DS}	Drain – Source Voltage
V_G	Gate voltage
V_{GS}	Gate-Source Voltage
V_{TH}	Threshold voltage
W	Work function of metal
x_i	Initial oxide thickness
x_j	Junction depth
x_o	Thickness of oxide film
X	Property of material
ϵ	Permittivity
ϵ_o	Permittivity of free space
ϵ_{ox}	Permittivity of silicon dioxide
μ	Mobility
μ_n	Electron mobility
μ_p	Hole mobility
ρ	Charge distribution
ρ	Resistivity
ρ_s	Sheet resistivity
R_s	Sheet resistance
Ω	Symbol for ohms

LIST OF APPENDIX

APPENDIX NO.	TITLE	PAGE
A	The first PMOS and NMOS fabrication process	1
B	Process Module Development	4
C	Fabrication process of PMOS and NMOS transistors	28



PTTA UTHM
PERPUSTAKAAN TUNKU TUN AMINAH

CHAPTER I

PROJECT OVERVIEW

1.1 Overview

This chapter will explain the project overview including objective, scopes, and methodology of project.

1.2 Introduction

The rise of MOS technology is a classic study since it is the most important devices in electronic industry [1] due to its capability. This project is stressed on the fabrication, characterization, and optimization of in-house MOSFET devices. In order to fabricate the devices, the process module development was established and formed backbone of this project.

The development of the first transistor in 1947 was the start of the microelectronics evolution. The first transistor was the first semiconductor device that made in Bell Laboratory by two scientists, John Bardeen and Walter Brittain and also William Shockley as their supervisor [2, 3] as shown in Figure 1.1. Even though it was not until about the mid-1950s that suitable discrete devices became available for use in industrial equipments.




Figure 1.1: The first transistor made by germanium was demonstrated on Dec. 23, 1947, at Bell Labs [3,4].

Early commercial devices were germanium junction transistors, where the collector and emitter regions were diffused from opposite sides into the base region to form the pnp or npn construction. Although germanium has a higher electron and hole mobility than silicon (0.39 and $0.19 \text{ m}^2 \text{ V}^{-1} \text{ s}^{-1}$), respectively, for germanium compared with 0.14 and $0.05 \text{ m}^2 \text{ V}^{-1} \text{ s}^{-1}$ for silicon, thus making it easier to achieve high frequency performance, the poorer temperature characteristics and the inability to protect the critical transistor perimeters (the ‘metallurgical junctions’) of germanium meant that silicon would become the dominant microelectronic technology from the 1960s onward [5, 8].

The gradual dominance of silicon technology was principally due to the development of planar fabrication, whereby all the fabrication steps were made on one

surface (plane) of the silicon wafer silicon dioxide providing the key to the protection of the metallurgical junctions as well as providing good isolation between areas where required. Silicon was initially more difficult to process than germanium, which accounted in part for germanium being the first commercially used technology. Since the 1960s the history of silicon technology has been one of continuous and rapid evolution based upon planar techniques.

The starting point of fabrication remains the growing of pure silicon, which has increased from the original pulled-crystal capability which gave wafers of only 10 mm (2/5 inch) in the 1960s to the present wafer size of 300 mm (12 inches) [4,5]. Crystal defects and discontinuities in the silicon which affect the subsequent manufacture of fault-free circuits have also been reduced, and consistency of processing across the whole wafer area, which is vital for good yield, has also been improved [5].

Since the silicon area required for transistors was less than that required for resistors and capacitors, the impact of this evolution on electronic circuit design has been to encourage the use of active rather than passive devices.

The main technologies which have been continuously developed over this period are of course bipolar transistor (BJT) and unipolar transistor (Field Effect Transistor or FET). The FET was then divided into two groups which are JFET (Junction Field Effect Transistor) and MOSFET (Metal Oxide Semiconductor Field Effect Transistor).

Much of the work leading to the invention of the bipolar transistor involved studies of the effect an applied electric field had on the conductivity of semiconductors. Shockley proposed the junction field effect transistor (JFET) in 1951, but early attempts at fabrication failed because a stable surface could not be obtained. This difficulty was overcome with the introduction of the planar process and silicon dioxide (SiO_2) passivation. In 1958, the first JFET was produced by Tszner in France. [6]

The techniques used to make reliable JFETs led to an even more important device, the metal – oxide- semiconductor field - effect transistor (MOSFET). The structure consists of a metallic electrode (the gate) placed on the SiO₂ between two electrodes in the semiconductor (source and drain). The current in the ‘channel’ between source and drain can be controlled by applying an appropriate voltage between the gate and the semiconductor. Atalla and Kahng (1960) at Bell Laboratories reported the first such device [1].

The use of MOSFETs was immediately attractive because very high component densities are obtainable. Originally, reliable fabrication employed p-channel MOSFET (PMOS) devices – that is, MOSFETs whose operation depended on holes flow. PMOS transistors firstly made at 1960s [4, 6]. Improved fabrication methods led to the use of n – channel metal – oxide –semiconductor (NMOS) devices. This technology was introduced in the mid 1970s [4, 6]. The conductions in these transistors were done by electrons movement and result in higher speed performance. This transistor used ion implantation instead of diffusion technique which applied on PMOS technology. The fabrication process of PMOS using 1960s technology and NMOS with 1970s technology are attached in Appendix A. Presently, NMOS technology is predominant.

The complementary metal oxide semiconductor (CMOS), a circuit configuration employing both p – channel metal oxide semiconductor (PMOS) and n - channel metal oxide semiconductor (NMOS) devices, was first applied in digital watches because of its extremely low power consumption. Recent advances including the use of polysilicon gates and reduction in device size have made CMOS circuits a major digital technology of the 1980s [4]. However, the rapid growth of MOSFET technology gave another implication to the devices such as latch up, hot electron effect and electrostatic discharge (ESD) [6, 7]. But, this reliability implication will not be covered in this project.

1.3 Problem Aspire

Since the semiconductor industry growth rapidly, competition among companies to fulfill market demands is becoming increasingly intense. Therefore, many data and parameters obtained from researches were not published and kept as a confidential.

Hence, each fabrication laboratories must build their own technologies. The purpose of this project is to build a first MOSFET technology using Micro Fabrication Cleanroom at KUKUM.

Besides, the production of semiconductor is a challenging technological process. The success of operation management and production control technique is critically dependent upon the availability and performance of highly sophisticated, very expensive process equipment.

Manufacturing semiconductors, also called integrated circuits or chips, requires using repetitive sequences of similar processing operations such as photolithography, etch, deposition, diffusion, ion implant, and metallization. The difficulty of doing fabrication process will be taken as a challenge in this project.

1.4 Objective

Objective of this project are:

1. To optimize and characterize the process parameter and process flow of the MOSFET device.

2. To produce a recipe of MOSFET devices (both NMOS and PMOS transistor).
3. To produce in-house MOSFET device using spin-on dopant technique.

1.5 Project Scope

There are 4 steps that will be done in this project which are :

1. Establishing process module, process parameters, process flow and process run card.
2. Optimizing and characterizing process module.
3. Integrating the process module and starting the fabrication process of MOSFET devices.
4. Analyzing and testing the product.

1.6 Project Workflow

The project flows chart is depicted in Figure 1.2.

REFERENCES

1. David J. Frank, Robert H. Dennard, Edward Nowak, Paul M. Solomon, Yuan Taur, and Hon-Sum Philip Wong (March 2001) "Device Scaling Limits of Si MOSFETs and Their Application Dependencies" Proceedings of the IEEE, vol. 89, no. 3, , pg 259-288.
2. Rashid, M.H. (1999) "Microelectronics Circuit- Analysis and Design", PWS Publishing Company, pg 1-3.
3. Jaeger , Richard C., Travis N. Blalock(2004), " Microelectronic Circuit Design", McGraw Hill, pg 1-7, 176-204.
4. Hong Xiao (2001) "Introduction to Semiconductor Manufacturing Technology". New Jersey, Prentice Hall, pg 2,380-86.53-181,313-360, 447-501.
5. Sze, S.M (1983), "VLSI Technology", McGraw – Hill, pg 1-4,131-383.
6. R. D. Isaac (2000). " The Future of CMOS Technology," IBM Journal of Research and Development, Vol. 44, No. 3.
7. Kenneth J. Wu, Krishna Seshan, and Timothy J. (1998). " The Quality and Reliability of Intel's Quarter Micron Process" Intel Technology Journal Q3 1998- pg 1-11

8. Neamen, Donald A.(2002) “ Semiconductor Physics And Devices : Basic Principles”, University of New Mexico, McGraw Hill Higher Education. pg 1-18, 367, 449-485.
9. Clein, Dan (2000), “CMOS Layout, Concepts, Methodologies and Tools”, Newnes, pg 7-9.
10. Mukherjee, Amar (1986), “Introduction to NMOS and CMOS VLSI System Design”, USA, Prentice Hall, pg 11-26.
11. Tsividis, Yannis (1999), “Operation and Modeling The MOS Transistor – Second Edition”, McGraw-Hill, pg 1-49.
12. Vant Zant, Peter (2000) “Microchip Fabrication – Pratical Guide for Semiconductor Processing”, McGraw Hill, pg 25-467.
13. Burhanuddin Yeop Majlis (2000), “Teknologi Fabrikasi Litar Bersepadu”, Bangi, University Kebangsaan Malaysia.
14. Pierret, Robert F. (1983),” Semiconductor Fundamentals – Volume 1”, Addison –Wesley Publishing Company, Inc.
15. Jaeger, Richard C (1988). “Introduction to Microelectronics Fabrication – Volume 5”, Addison –Wesley Publishing Company, Inc.
16. Richard A.(December 2003)” Modu-Lab Microfabrication Laboratory – Operation and Maintenance Manual”, Electro – Mechanical Services. pg 2-40.
17. Plummer, James D, Deal, Michael D., Griffin, Peter B.(2000)“ Silicon VLSI Technology”, Stanford University, Prentice Hall.

18. Spencer, Gregory "Fabrication Equipment Procedures and Process Data". Southwest Texas State University.
19. Debusman (1996) "CMOS Process Manual", Fraunhofer Institute, Germany.
20. Uda Hashim and Zul Azhar (2003) , "An undergrade micro fabrication course program offer by KUKUM : Theory and Practical", 2003 IEEE National Symposium on Microelectronics (NSM 2003)
21. Uda Hashim, Zulkifli Mohamed, "Microelectronic Cleanroom Facilities Setup and Equipment Hookup: Concept and Reality". 2003 IEEE National Symposium on Microelectronics(NSM 2003)-pg 259-266
22. Nguyen Nhu Toan, Jisk Holleman, Nguyen Duc Chien, Picere Woerlee , "Formation of Shallow Junctions By Dopant Diffusion From Spin –On Glasses". MESA Research Institute, pg 1-6.
23. R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Bassous, and A. R. LeBlanc, (Oct. 1974). "Design of ion-implanted MOSFETs with very small physical dimensions," IEEE J. Solid-State Circuits, vol. SC-9, pp. 256–268.
24. Bijan Davari, R. H. Dennard, and Gavam G. Shahidi,(April 1995)" CMOS scaling for high performance and low power -the next ten years" Proceedings of the IEEE. Vol. 83. No. 4.
25. Jong Duk Lee, Woo Young Choi, Byung Yong Choi, Young Jin Choi, Dong-Soo Woo and Byung –Gook Park(2002) "30nm MOSFET Development Based on Process for Nanotechnology", International Conference on Semiconductors Electronics - pg 251