Qucs: Current and planned circuit simulation and device modelling developments; a review

Mike Brinson¹, mbrin72043@yahoo.co.uk. Richard Crozier², richard.crozier@yahoo.co.uk Vadim Kuznetsov³, ra3xdh@gmail.com Clemens Novak⁴, clemens@familie-novak.net Bastien Roucaries⁵, bastien.roucaries@satie.ens-cauchan.fr Felix Salfelder⁶, felix<notifications@github.com> Frans Schreuder⁶, fransschreuder@gmail.com Guilherme Brondani Torri⁴, guitorri@gmail.com

¹Centre for Communications Technology, London Metropolitan University, UK
 ²The University of Edinburgh, UK
 ³Bauman Moscow Technical University, Russia
 ⁴Qucs Developer
 ⁵Laboratoire SATIE — CNRS UMR 8929, Université de Cergy-Pontoise, ENS Cachan, FR
 ⁶Gnucap and Qucs Developer
 ⁷Nikhef, Amsterdam, NL

Plus contributions from the Qucs "User Community"



Presented at the MOS-AK DATA Workshop, Dresden, 18 March 2016

Qucs: Current and planned circuit simulation and device modelling developments; a review

- Qucs-0.0.19 and Qucs-0.0.19-S-RC4:
 - 1. Background and release details
 - 2. Review of changes and improvements
- Ques Verilog-A modelling: current position and the way forward with AMS and compact semiconductor device models?
 - 1. Background free non-GPL model licences?
 - 2. New release of ADMS under GPL 3
 - 3. Possible solution to compact device modelling problems
- Ques development after release 0.0.19: the way forward to Ques-0.0.20; more improvements and merging of Ques and Ques-S branches
 - 1. Qucs-0.0.19: work in progress
 - 2. Qucs-0.0.19-S: work in progress
 - 3. Structure after merging Qucs-0.0.19 and Qucs-0.0.19-S ? (Wish list)
 - 4. Integrated compact modelling capabilities
- Summary




Features GUI/IDE Schematic capture Simulation tools Quesator Optimizer (ASCO) Icarus-Verlog FreeHDL (VHDL) Data visualization Equation system Component library Design/synthesis tools	Extensible SPICE netlist import Verliog-A model builder Octave/MATLAB support Dependencies C++ compiler Ot4 (with Cl3 support) Autotools / CMake gerd / flex / bison ADMS LaTex Background	Ques schematic Schematic to netilist Schematic to print Dump components data Custom file formats Schematic Library Netilist Data file	Outsator simulator DC Transient AC AC Noise S-Parameter S-Parameter (Harmonic Balance)	Quesconv converter SPICE to Quess SPICE to Quessib ved to Quesdata Quesdata to esv Quesdata to fouchstone citi to Quesdata Touchstone to Quesdata zvr to Quesdata mdi to Quesdata Quesdata to MATLAB/Octave
Release 0.0.19 (February 05, 2016) Bug fixing, usability improvements, build system cleanup Ongoing port OtSSupport to Ot4 New active-filter synthesis tool Integration of regression tests, quest-test repository Removal of non-GPL models Release date and improvements		1) Source tarhall: Release locations 11; Source tarhall: Releas		



Features GUI/IDE Schematic capture Schematic capture Aussian Aussian SpiceOpus Optimizer (ASCO) Icarus-Verilog FreeHDL (VHDL) Data visualization Equation system Component library Design/synthesis tools	Extensible SPICE netlist import Verligg A model builder Verligg A model synthesizer OctaveMATLAB support Dependencies C++ compiler OH4 (with OIS support) Autotolo / CMake gpert / flex / bison ADMS LaTex	Ques schemate Schematic to print Dump components data Custom file formats Schematic Library Netlist Data file SPICE specific commands .PARAM .GLOBAL .OPTIONS .IC .NODESET MODEL .INCLUDE nutmeg (ngspice)	Cucsator DC Transient AC AC AC S-Parameter S-Parameter S-Parameter SPICE DC Transient AC Noise Harmonic Balance (Xyce) Forurier Distortion Pole-zero Custor (Ngspice)	Oucsonv converter SPICE to Quest SPICE to Quest Vertor to Questata Questata to cerv Questata to cerv Questata to Touchstone ti to Questata Touchstone to Questata are to Questata Mel to Questata Questata to MATLAB/Octave
Added XSPICE an Added magnetic co Added .MODEL an Added new Transfo Unified SPICE com Added PlotVs() em	nalysis with Ngspice alogue devices Release date and improvements d .INCLUDE directives support mers library for Qucs+Ngspice sponents icons	Source tarball: https://github.com/ra3xdh/qucs/releases/tag/0.0.195-rc4qucs-0.0.195-rc4, tar.gz Source code: https://github.com/ra3xdh/qucs/releases/tag/3Source code (tar.gz) Follow official build instructions at https://github.com/cucs/qucs/to build executables from the source tarball. IBnary for Windows 64bit: https://github.com/ra3xdh/qucs/releases/tag/qucs-0.0.195-rc4setu.poxe a) spice4qucs-help documentation: https://github.com/ra3xdh/qucs/releases/tag/qucs-0.0.195-rc4setu.poxe Release locations		




Qucs-0.0.19-S additional SPICE and XSPICE component, control and simulation icons






Qucs-0.0.19-S XSPICE standard models: (1) S domain transfer function block





Qucs-0.0.19-S XSPICE standard models: (2) non-linear transformer and magnetic core blocks





Qucs-0.0.19-S XSPICE standard models: (3) non-linear transformer and magnetic core block macromodel example


CORE1

A =Steel_core

A_Line 2=.model Steel_core core length = 0.2 area=2e-4


A_Line 3=+ H_array= [-10000 -9000 -8000 -7000 -6000 -5000 -4000 -3000 -2000 -1500 -1500 -1500 -250 -250 -250 0 A Line 4=+ 250 500 750 1000 1500 2000 2500 3000 4000 5000 6000 7000 8000 9000 10000]

A_Line 5=+ B_array=[-1.506 -1.504 -1.5035 -1.503 -1.502 -1.501 -1.5005 -1.5 -1.48 -1.45 -1.37 -1.0 -0.825 -0.55 -0.3 0 A_Line 6=+ 0.3 0.55 0.825 1.0 1.37 1.45 1.48 1.5 1.5005 1.501 1.502 1.503 1.5035 1.504 1.506])






Qucs-0.0.19-S two port network analysis: new probes, parameter conversion subcircuits and nutmeg parameter conversion blocks




Qucs-0.0.19-S Ngspice and Xyce new simulation features: (1) An example Pole-Zero analysis with Qucs and Ngspice





Qucs-0.0.19-S Ngspice and Xyce new simulation features: (2) SPICE .MODEL directive support

- The SPICE .MODEL directive allows use of unmodified SPICE modelcards provided by electronic devices manufacturers
- Place a .MODEL directive on a schematic then copy a SPICE model from a component datasheet, finally pasting it on the .model directive
- An example of .MODEL attachment for a JFET





Qucs-0.0.19-S Ngspice and Xyce new simulation features: (3) Qucs PlotVs() support


- Ngspice has no PlotVs() equivalent for the generation of user defined data plots
- With Qucs-0.0.19-S the PlotVs() processing function has been moved to the GUI level in order to provide this feature. Qucs-0.0.19-S makes use of the @ symbol to specify X-variable

🏚 🍘 Edit Diagram Properties 👘								
	Graph	Input	\checkmark					
ngspice/ac.v(out)@ac.o	mega							
Color: Style:			0 y-Axis: leftAxis ❤					
		~ ngspice	:/ac.v(out)@ac.omega					
		₽						
ac.omega dep fi								
	Ap							



Qucs-0.0.19-S Ngspice and Xyce new simulation features: (3) Qucs PlotVs() support continued


• An example of PlotVs() usage for frequency and time-domain simulation






Qucs-0.0.19-S Ngspice and Xyce new simulation features: (4) FFT spectrum analysis with Nutmeg scripting

- Use nutmeg scripts with "Ngspice Custom simulation" to obtain the output spectrum
- .INCLUDE directive allows attachment of unchanged SPICE libraries to a schematic with the new SPICE-compatible devices symbols





Qucs-0.0.19-S Ngspice and Xyce new simulation features: (5) Single ended thermionic valve (tube) amplifier; demonstration of SPICE model usage and the new XSPICE transformer library



Ques Verilog-A modelling: current position and the way forward with ADMS and compact semiconductor device models?

1. Background - free non-GPL model licences?

Problems: Free model code but not GPL because, for example: agree not to charge, under GPL the code is free, but people can charge for a nicely packaged source, as long there are other ways to get the source for free; agree to acknowledge ... in the documentation, this originates in the original BSD license, the advertising clause, which is incompatible with GPL and has been removed in new BSD licenses.

agree to obey all government restrictions, *which government*? this adds on top of what is allowed by GPL, which makes it incompatible;

Non-GPL Verilog-A device models removed from Qucs-0.0.19 as a temporary measure until a solution can be found. The same action will take place for Qucs-0.0.19-S when it is finally formally released or merged with Qucs-0.0.19.

- 2. New release of ADMS under GPL 3 version adms-2.3.5 Add new simplified constants.vams and discplines.vams. Tested to work with models currently in use by Qucs, Ngspice, Xyce and Gnucap. Whenever these headers are used, adms informs the user about the availability of the standard headers at: http://accellera.org/downloads/standards/v-ams.
- 3. Possible solution to compact device modelling problems
 In the future the Qucs team will try to work around the model license issues and
 provide Qucs users with a way to load these models dynamically. No solution
 ready yet.




$\mathsf{QUCS} + \mathsf{GNUCAP}$ by Felix Salfelder


- Proof of concept based on old code fragments by Fabian Vallon,
- gnucsator, a gnucap based quesator supplemented by means of:
- Input deck parser (quesator input),
- A few compatible components,
- Command and semantics emulation (noninteractive, one-shot, probe-placement)
- GNUCAP simulation data translated into Qucs dataset format ('.dat')
- Independent implementation, work in progress, see https://www.github.com/QUCS/gnucsator
- For proper integration: more work on both the front and back ends of the package needs to be done.



Work in progress :Qucs+GNUCAP;\$ QUCSATOR=qucsator qucs -i rc.sch




Work in progress :Qucs+GNUCAP; QUCSATOR=gnucsator.sh qucs -i rc.sch






Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 1 DC bias display on a schematic - press key F8





Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 2 XSPICE code model subcircuits






Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 3 XSPICE CodeModel support subsystem

- The "XSPICE generic device" component is the foundation for
 - Precompiled XSPICE device (*.cm) library support, and
 - Dynamic XSPICE CodeModels compilation system which allows CodeModel sources to be attached to a schematic and compiled automatically at simulation time.


• Precompiled CodeModel *.cm library attachment dataflow diagram






Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 4 "XSPICE generic device" component

• The "XSPICE generic device" component is a building block for the construction of user-defined A-devices. It is defined by a comma separated port list, with allowed XSPICE port designators, then attached to a SPICE .MODEL statement






Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 5 XSPICE "turn-key" model generation; compiler system dataflow diagram





Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 6 XSPICE diode model - (a) The Qucs-S subcircuit symbol and model circuit





Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 6 XSPICE diode model - (b) The XSPICE Diode/func.mod code

```
diode cm model. 4 March 2016 Mike Brinson
                                                                                      if(INIT) {
                                                                                          cm_analog_alloc(DERIVE, sizeof(double));
  This file contains the mode code for an experimental semiconductor diode model.
                                                                                          derive = (double *)cm_analog_get_ptr(DERIVE, 0);
 This is used as a test bench for constructing compact device models
                                                                                          *derive = 0.0:
 using the Qucs-0.0.19-S automatic XSPICE CodeModel compiler system.
                                                                                       else (
 This is free software; you can redistribute it and/or modify
                                                                                           derive = (double *)cm_analog_get_ptr(DERIVE, 0);
 it under the terms of the GNU General Public License as published by
 the Free Software Foundation: either version 2, or (at your option)
 any later version
                                                                                       if ANALYSIS != AC) /
                                                                                          Vd = INPUT(diode)
#define DERIVE 0
                                                                                          if (Vd > P3*Vt temp) {
#include <math.h>
                                                                                               if (P1*Vd <= 80) {
void cm_diode(ARGS)
                                                                                                Id = is temp*(exp(P1*Vd)-1.0) + GMIN * Vd:
                                                                                                OUTPUT(diode) = Id;
 double Vt.temp, Vd. P1, P3, P4, PTNOM, PTEMP;
                                                                                                *derive = P1*Is_temp*exp(P1*Vd)+GMIN;
 double PIS, PAREA, PXTI, PEG, PN;
                                                                                                PARTIAL(diode, diode) = *derive:
 double Tr. Is temp. Id:
 double *derive-
                                                                                               else {
 double exp80 = 5,5406334e34;
                                                                                                Id = is temp*exp80*(1+(P1*Vd-80))+GMIN*Vd:
 double GMIN = 1e-12:
                                                                                                OUTPUT(diode) = Id:
                                                                                                *derive = P1*P4+ GMIN
  PTNOM = PARAM(tnom)+273.15:
                                                                                                PARTIAL (diode, diode) = *derive:
  PTEMP = TEMPERATURE+273.15:
  Vt..temp = 8.65387195e-5*PTEMP:
  PEG = PARAM(eg);
                                                                                          if ( Vd <= -5*PN*Vt temp)
  PIS = PARAM(is):
                                                                                            Id = -ls_temp+GMIN*Vd;
  PN - PARAM(n)
                                                                                          OUTPUT(diode) = Id;
  PAREA = PARAM(area):
                                                                                            *derive = GMIN
  PXTI = PARAM(xti)
                                                                                            PARTIAL(diode, diode) = *derive;
  P1 = 1/(PN*Vt_temp);
  Tr = PTEMP/PTNOM
  Is..temp = PAREA*PIS*exp( (PXTI/PN)*log(Tri))*exp( (-PEG/Vt..temp)*(1.0-Tri));
  P3 = -5*PN:
  P4 = Is_temp*exp80;
```

Semiconductor diode non-linear I_d / V_d characteristics, including Verilog-A limexp function and temperature effects.




Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 6 XSPICE diode model - (c) The XSPICE non-linear diode capacitance dnlcap/func.mod code

/* dnicap.cm.model. 4 March 2016 Mike Brinson This file contains the model code for an experimental semiconductor diode capacitance: both Cdep and Cdiff are modelled. This is used as a test bench for constructing compact device models. with the Ours-0 0 19-S automatic XSPICE CodeModel compiler system This is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version #define CVC 0 stoclude creath by void cmunicap(ARGS) Complex_t ac_gain: static double PCJ0, PVJ, PM, PEC, PTT, PIS, PN double P1 Vd partial Vt temp: double PTEMP, W1, Wr, Wi, Rd; double "our static double cap, F2, F3, cdep, derive, Id, P3, P4; double Rp = 1.0e12; double exp80 = 5.5406334e34; double GMIN = 1e-12 PTEMP = TEMPERATURE+273 15: Vtemp = 8.65387195e-5*PTEMP; P1 = 1/(Vt_temp); if(INIT ==1) { cm.nalog alloc(CVC, sizeof(double)); cvc = (double *) cm..analog.get.ptr(CVC, 0); "cvc = 0.0: can = 1e.16 derive = 1e-20 PCJ0 = PARAM(ci0): PVJ = PARAM(vi); PM = PARAM(m): PEC = PARAM(Ic): PTT = PARAM(tt); PIS - PARAM(Is) PN = PARAM(n); F2 = exp((1+PM)*log(1-PFC)); F3 = 1-PEC*(1+PM): P3 = -5*PN P4 = PIS*exn80:

else (cvc = (double ") cm_analog_get_ptr/CVC.0); If (ANALYSIS != AC) [Vd = "cvc; if (Vd > P3*Vt.temp) { if (P1*Vd <= 80) { Id = PIS*(exp(P1*Vd)-1.0) + GMIN * Vd derive = P1*PIS*exp(P1*Vd)+GMIN else { Id = P4*(1+(P1*Vd-80))+GMIN*Vd; derive = P1*P4+GMIN: else l Id = _PIS+GMIN*V/t derive - GMIN Semiconductor diode If (Vd < PEC*PVJ) (cden = PCJ0/exp(PM*log(1.0 - (Vd/PVJ))); non-linear capacitance characteristics. else cdep = (PCJ0/F2)*(F3+(PM*Vd/PVJ)); including depletion cap = PTT*Id/Vtemp + cdep and diffusion components if (ANALYSIS == DC) ("rwn = INPLIT(dnican)"Bro OUTPUT(dnicap) = "cvc; PARTIAL(dnicap, dnicap) = Rp If (ANALYSIS == TRANSIENT) (cm_nalogntegrate(INPUT(dnlcap) / (cap + 1e-17), cvc, &partial); partial /= cap; OUTPUT(dolcan) = "cvm: PARTIAL(dnicap, dnicap) = partial; if (ANALYSIS == AC) (W1 = 1+RAD_FREQ*RAD_FREQ*Rd*Rd*cap*cap; Wr = RdW1 Wi = RAD_REQ*cap*Rd*Rd/W1; ac...qain.real = Wr; ac...gain.imag = -1.0"Wk AC_GAIN(dnlcap, dnlcap) = ac. gain




Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 6 XSPICE diode model - (d) The diode small signal AC performance; Y parameter, Rd and Cd extraction







Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 6 XSPICE diode model - (e) The diode Id/Vd temperature variation






Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 6 XSPICE diode model - (f) Diode transient response










Qucs Structure after merging Qucs-0.0.19 and Qucs-0.0.19-S ? - Wish list

- How and when Qucs-0.0.19 and Qucs-0.0.19-S are merged is not decided yet! Indeed they may never merge but continue to function as two separate packages side-by-side!
- GUI and simulator:
 - Refactor/rewrite, (Qt4) Qt5, plug-ins, API...; Standard file formats, exchangeable
- Powerful circuit analysis tools:
 - Robust algorithms (Eigen, KLU); API, high level interface (SWIG);improved Harmonic-Balance
 - EM field simulation / extraction (openEMS, NEC2++); improved SPICE flavors compatibility/converter
 - Co-simulation (analogue + Verilog/VHDL), interface (icarus, GHDL); Monte-Carlo simulation
 - Solvers: Ngspice, Xyce, Gnucap, SpiceOpus
- Design and synthesis tools:
 - Data import / export
- Industry standard device models:
 - MEXTRAM, VBIC, HiSIM, IGBJT, UTSOI, ...
- Hardware implementation:
 - Output layout data for input to PCB and IC packages, for example KiCad and Klayout



Integrated Qucs and Qucs-S compact modelling capabilities





Qucs 0.0.19 is a major release of the circuit simulator package with the extended features introduced in this presentation included. Qucs 0.0.19 has benefited from the significant amount of work done by the Qucs Development Team to remove bugs, restructure the software, port the GUI from Qt3 to Qt4, improve the performance of qucsator, add new circuit design and modelling features and make the Qucs GUI more user friendly and productive. As the Qucs Development Team moves on to release 0.0.20 it is difficult to say what the structure of the next release will be. However, whatever the final decision is concerning merging Qucs-0.0.19 and Qucs-0.0.19-S the Qucs project will continue to provide a freely available modern full featured circuit simulator under GPL.

Stable and development versions of Qucs-0.0.19 and Qucs-0.0.19-S can be downloaded from:

- 1. Qucs-0.0.19: http://qucs.sourceforge.net/ and https://github.com/Qucs/qucs/
- 2. Qucs-0.0.19-S: https://github.com/ra3xdh/qucs/releases/tag/0.0.19S-rc4

