Radboud University Nijmegen

PDF hosted at the Radboud Repository of the Radboud University Nijmegen

The following full text is a preprint version which may differ from the publisher's version.

For additional information about this publication click this link. http://hdl.handle.net/2066/75347

Please be advised that this information was generated on 2017-12-06 and may be subject to change.

Compact Implementations of Pairings

Anthony Van Herrewege¹, Lejla Batina^{1,2}, Miroslav Knežević¹, Ingrid Verbauwhede¹, and Bart Preneel¹

> ¹ K.U. Leuven, Dept. ESAT/COSIC & IBBT, Kasteelpark Arenberg 10, B-3001 Leuven-Heverlee, Belgium firstname.lastname@esat.kuleuven.be

 ² Radboud University Nijmegen,
 Dept. Computing Science/Digital Security group, Heyendaalseweg 135,
 6525 AJ Nijmegen, The Netherlands

Abstract. The recent discovery of the constructive use of pairings in cryptography has opened up a wealth of new research options into identitybased encryption. In this paper, we will investigate the possible use of pairings in constrained environments. The focus will be on an small, energy efficient ASIC implementation of an accelerator for the Tate pairing over a supersingular curve.

The results are encouraging for further research. It is possible to obtain an implementation of less than 30k gates. Furthermore, large energy efficiency improvements compared to other published designs are possible. **Keywords.** Identity-based cryptography, elliptic curve cryptography, Tate pairing, hardware accelerator, ASIC

1 Introduction

Ever since Shamir's proposal [1] in '84, there's been an interest in identity-based cryptography. Particularly Boneh and Franklin's [2] discovery of the constructive use of pairings for identity-based encryption has helped spur on new research into possible applications and implementations.

Multitudes of protocols have seen the light, however, until recently the lack of efficient hardware accelerators for the computationally expensive pairings was always kind of a show-stopper towards implementing them. Thus most of the published implementations have a focus on speed. Implementations for areaand/or power-constrained devices were either deemed infeasible or just not interesting enough.

In 2007 Oliveira et al. introduced their TinyTate [3] implementation. In 2008 the same authors presented TinyPBC [4] and NanoECC [5]. All three designs are implementations of pairings (either the Tate or η_T) on the AT128Mega microchip of a Mica node [6], designed for deeply embedded networks. Thus it was proven that pairings were indeed feasible for use in constrained environments, such as sensor networks.

In this paper, we will investigate the feasibility of a hardware accelerator for the Tate pairing in constrained environments. In Section 2 necessary parameters will be defined and we will take a look at the pairing arithmetic. Section 3 consists of a concise overview of the implementation's hardware. Finally, results from synthesis to an ASIC implementation will be presented along with comparisons to existing implementations in Section 4. From these a conclusion will be drawn in Section 5.

2 Parameters and arithmetic for the Tate pairing

In this section we will define all the parameters necessary to completely define the Tate pairing calculation. We will also present the algorithm necessary for the calculation and clarify some of the necessary arithmetic.

It should be mentioned here that, recently, variants on the Tate pairing have been published, such as the η_T [7] and Ate [8] pairings. However, seeing as they are very recent discoveries, we felt it more appropriate to focus on the better known Tate pairing.

2.1 Definition of the Tate pairing

The Tate pairing e(P,Q) is defined as a mapping from two additive groups $\mathbb{G}_1, \mathbb{G}_2$ to a multiplicative group \mathbb{G}_T . To be suitable for use in cryptography, it should have the following three properties:

- Well-defined:

$$e(\mathcal{O}, Q) = 1 \,\forall \, Q \in \mathbb{G}_2$$

$$e(P, \mathcal{O}) = 1 \,\forall \, P \in \mathbb{G}_1 \quad .$$
(1)

– Non-degenerate:

$$\forall P \in \mathbb{G}_1, \exists Q \in \mathbb{G}_2 \text{ for which } e(P,Q) \neq 1 .$$
(2)

- Bilinear: $\forall P_1, P_2, P \in \mathbb{G}_1$ and $\forall Q_1, Q_2, Q \in \mathbb{G}_2$:

$$e(P_1 + P_2, Q) \equiv e(P_1, Q) \cdot e(P_2, Q) e(P, Q_1 + Q_2) \equiv e(P, Q_1) \cdot e(P, Q_2) .$$
(3)

The point \mathcal{O} is the point at infinity on the elliptic curve E over which the pairing is defined.

Instead of calculating the Tate pairing as proposed by Miller in '86 [9], we will be using an optimized version of Miller's algorithm as proposed by Barreto et al. [10]. The Tate pairing is then a mapping:

$$\hat{e}(P,Q): E(\mathbb{F}_q)[l] \times E(\mathbb{F}_q)[l] \mapsto \mathbb{F}_{a^k}^* / (\mathbb{F}_{a^k}^*)^l \quad . \tag{4}$$

The notation $E(\mathbb{F}_q)[l]$ meaning the group of points $P \in E(\mathbb{F}_q)$ for which $lP = \mathcal{O}$. The result of the pairing is an element of the equivalence group $\mathbb{F}_{q^k}^*/(\mathbb{F}_{q^k}^*)^l$, in which two elements $a \equiv b$ iff $a = bc^l$ with $c \in \mathbb{F}_{q^k}^*$. To eliminate this ambiguity, we will elevate the result of the pairing to the power $\frac{q^k-1}{l}$, the result of which will be an *l*th root of unity.

2.2 Parameters

Before we can take a look at the arithmetic behind the Tate pairing computation, some parameters need to be set. First and foremost, the elliptic curve and the field over which it is defined need to be defined. Due to the simplicity of its arithmetic (only XORing), we choose a field \mathbb{F}_{2^m} . We are then forced to use the curve [10]:

$$E: y^3 + y = x^3 + x + b, (5)$$

with $b \in \{0, 1\}$. We also define [11]:

$$\delta = \begin{cases} b & m \equiv 1,7 \pmod{8} \\ 1 - b & m \equiv 3,5 \pmod{8} \end{cases}$$
(6)
$$\nu = (-1)^{\delta} .$$

The value of b is set to whatever value maximizes the order of the curve:

$$#E(\mathbb{F}_{2^m}) = 2^m + \nu \sqrt{2^{m+1}} + 1 \quad . \tag{7}$$

So, before the value of b can be decided on, m is to be set. We also define l = #E.

Considering that the final implementation should be as small as possible, we settle on m = 163, which, according to [12], is equivalent in strength to RSA(652). Although this is not very strong, if necessary, the hardware which will be proposed in Section 3 can easily be adapted to larger fields. From [13] the reduction polynomial is chosen to be

$$R = z^{163} + z^7 + z^6 + z^3 + 1 \quad . \tag{8}$$

Now that these parameters have been set, we can see that b needs to equal one.

The type of supersingular curve that's being used has an embedding degree k = 4. The result of the Tate pairing will thus be an element in $\mathbb{F}_{2^{4m}}^*$. We define this field by means of tower extensions [14]:

$$\mathbb{F}_{2^{2m}} \cong \mathbb{F}_{2^m}[x] / (x^2 + x + 1)$$

$$\mathbb{F}_{2^{4m}} \cong \mathbb{F}_{2^{2m}}[y] / (y^2 + (x + 1)y + 1) \quad .$$
(9)

Last, but not least, we need a distortion map ϕ :

$$\phi(Q): (x_Q, y_Q) \mapsto (x_Q + s^2, y_Q + x_Q s + t^6) \quad . \tag{10}$$

The parameters $s,t\in \mathbb{F}_{2^{km}}$ need to be a solution to:

$$\begin{cases} s^4 + s = 0\\ t^2 + t + s^6 + s^2 = 0 \end{cases}.$$
 (11)

One possible solution is:

$$\begin{cases} s = x + 1\\ t = xy \end{cases}$$
(12)

2.3 Arithmetic

Miller's algorithm as modified by Barreto et al. is listed in Algorithm 1. The notation $G_{A,B}(S)$ signifies the evaluation of the point S in the equation for the line though the points A and B.

Algorithm 1 Optimized Miller's algorithm [10]

Require: $l \in \mathbb{Z}$; $P, Q \in E(\mathbb{F}_{2^m})[l]$ **Ensure:** $F = \hat{e}(P, Q) \in \mathbb{F}_{2^{km}}^*$ 1: $t \leftarrow \lfloor \log_2(l) \rfloor$ 2: $F \leftarrow 1$ 3: $V \leftarrow P$ 4: for i = t - 1 to 0 do 5: $F \leftarrow F^2 \cdot G_{V,V}(\phi(Q))$ 6: $V \leftarrow 2 \cdot V$ 7: if $l_i = 1$ and $i \neq 0$ then 8: $F \leftarrow F \cdot G_{V,P}(\phi(Q))$ $V \leftarrow V + P$ 9: end if 10:11: end for $-\frac{2^{km}}{2}$ 12: $F \leftarrow F^{\frac{2'}{2}}$ return F

The formula's for the double and the add step were taken from [14]. Those for the double step (lines 5 and 6) are:

$$\begin{cases} \lambda &= x_V^2 + 1 \\ x_{2V} &= \lambda^2 \\ y_{2V} &= \lambda \cdot (x_{2V} + x_V) + y_V + 1 \\ G_{V,V}(\phi(Q)) &= \lambda \cdot (x_\phi + x_V) + (y_\phi + y_V), \end{cases}$$
(13)

and those for the add step (lines 8 and 9):

$$\begin{cases} \lambda &= \frac{y_V + y_P}{x_V + x_P} \\ x_{V+P} &= \lambda^2 + x_V + x_P \\ y_{V+P} &= \lambda \cdot (x_{V+P} + x_P) + y_P + 1 \\ G_{V,P}(\phi(Q)) &= \lambda \cdot (x_{\phi} + x_P) + (y_{\phi} + y_P) . \end{cases}$$
(14)

The add step only needs to be executed once, in this case, since

$$l = \#E = 2^{163} + 2^{82} + 1 \quad . \tag{15}$$

The division in the add step is calculated with an inversion, which is calculated with Fermat's little theorem. One inversion takes 9 multiplications and 162 squarings.

The final exponentiation F^M is split up as in [11]:

$$M = \frac{2^{4m} - 1}{l}$$

$$= \frac{(2^{2m} + 1)(2^{2m} - 1)}{l}$$

$$= (2^{2m} - 1)(2^m - 2^{\frac{m+1}{2}} + 1)$$

$$= (2^{2m} - 1)(2^m + 1) + (1 - 2^{2m})2^{\frac{m+1}{2}}$$
(16)

3 Hardware implementation

In this section we propose a hardware architecture that executes Miller's algorithm as it was shown in the previous section. The circuit should be both compact and energy efficient, so the focus will not be on speed. In the next section this design will be synthesized as an ASIC implementation.

3.1 Restrictions

Since the design will be synthesized using the UMC 0.13 μ m CMOS Standard Cell LL library by Faraday Corporation [15], we first take a look at which cells take up the largest area with that technology. A listing is given in Table 1. It's clear that the usage of both flip-flops (registers) and multiplexors should be kept to a minimum.

Table 1. Area of cells in an ASIC circuit (0.13 μm low leakage technology by Faraday Corporation [15])

Cell	Area $[GE]$
D flip-flop (reset)	6
D flip-flop (no reset)	5,5
D latch	4,25
3 input MUX	4
2 input XOR	3,75
2 input MUX	2,25
2 input NAND	1
NOT	0,75

3.2 Arithmetic core

The core of the implementation is the MALU [16,17], which can calculate the sum of two elements $a, b \in \mathbb{F}_{2^m}$. Its design is shown in Fig. 1. For the given parameters we need 167 XOR gates to construct this circuit. When refering to the MALU, its only this circuit of XOR gates we refer to, not the complete \mathbb{F}_{2^m} wrapper, which we present in the next paragraph.



Fig. 1. Arithmetic core for addition and modular reduction in \mathbb{F}_{2^m}

Building on this, we construct a wrapper that allows multiplication in \mathbb{F}_{2^m} as well. The result of a multiplication is calculated using the 'shift-and-add' technique. To be able to do this, we need one extra register T to store temporary results. The circuit and its control logic is shown in respectively Fig. 2 and Fig. 3. Note that when executing a multiplication, the input A needs to be shifted to the left by one bit every clock cycle.

Instead of one MALU, multiple ones can be daisy-chained together to speed up the calculation of a multiplication. When doing this, one should pick a number of MALUs d for which $m \mod d$ equals one. That way, the result of both an addition and a multiplication will be present at the same MALU's output and no extra multiplexers need to be added to the circuit.

3.3 Arithmetic unit for Miller's algorithm

Finally, we create an arithmetic unit (AU) that contains memory and the aforementioned arithmetic core. The general design is shown in Fig. 4. The *next* input is used to signal that there's either a new coordinate available at the input or that the next part of the result should be put on the output.

Before we can correctly asses the merits of various memory designs, we need to know how many registers we need. After writing out every calculation in Miller's algorithm, the minimum number of registers was found to be fifteen registers. This excludes the one register in the \mathbb{F}_{2^m} wrapper.

The basis for the memory is a compact design by Lee and Verbauwhede [18]. They propose a unidirectional circular shift register file in which the first two



Fig. 2. \mathbb{F}_{2^m} arithmetic core



Fig. 3. \mathbb{F}_{2^m} arithmetic core - Control logic

registers are connected to the arithmetic core. Furthermore, it's possible to swap the contents of the first two registers. While this design is certainly about as small as it gets, using it in a register file with fifteen registers is not really feasible for a low power design. We will try to prove this in the next few paragraphs by calculating the average number of write operations \overline{w} that have to be executed before every arithmetic operation. This number is directly proportional to the energy consumed.

The numbers that follow are coarse estimates and should be interpreted as such. Assume the size of the register file is n. First, calculate the average distance \bar{r} between two registers by dividing the sum of possible distances s by the number



Fig. 4. Arithmetic unit for Miller's algorithm

of possible combinations c:

$$s = \sum_{i=1}^{n-1} \sum_{j=i+1}^{n} (j-i-1) \qquad c = \sum_{i=0}^{n-1} i$$

= $\frac{n \cdot (n-1) \cdot (n-2)}{6} \qquad = n \cdot \frac{n-1}{2},$ (17)

thus:

$$\overline{r} = \frac{n-2}{3} \quad . \tag{18}$$

Now the average number of write operations \overline{w} , which have to be executed before every arithmetic operation, can be calculated. First, calculate the average number of cycles it takes to move the content of two registers to register one and two. This is equal to $\overline{r}n$. Multiplying this by the number of writes that have to be executed each cycle, gives us \overline{w} . Since register contents can only be shifted in one direction, every cycle *n* shift operations will have to be executed, demanding *n* write operations each. The result is

$$\overline{w} = O(n^3) \quad . \tag{19}$$

Now we will calculate \overline{w} for a register file in which shifts in both directions are possible. Again, we first calculate:

$$\overline{r} = \frac{1}{n} \cdot \sum_{i=1}^{n} \min(j-1, n-j+1)$$

$$= \frac{n-1}{4} .$$
(20)

In this case, the contents of non-adjacent registers can be swapped independently. Thus, the average number of clock cycles will be equal to the average distance to the start of the register file: $\frac{n}{2}$. Every swap operation requires two write operations and there's two values to be moved to the front of the register file. With all this in mind, we find

$$\overline{w} = O(n) \quad . \tag{21}$$



Fig. 5. Register file design

Even though the resulting register file will be larger due to the addition of muxes, we favor it due to its lower energy consumption. A diagram of the design is shown in Fig. 5.

Notice that since the first register is connected to the arithmetic core's input A, it needs to be able to store its own value shifted to the left. Thus register one will require a larger mux.

Using this register file design, the FSM to control the circuit consists of 553 states. Most of these are due to register contents having to be swapped around.

3.4 Optimizations

Since the arithmetic core is already very small, we will focus our optimization efforts on the register file.

First of all, the reset inputs of as many registers as possible are removed. As can be seen in Table 1, this will save 8.5% area compared to a register with resets.

Clock gating is implemented for every register using the circuit shown in Fig. 6. Compared to a clock gating circuit which ANDs the clock and enable signal together, this one has the benefit of keeping the clock input high while idle. As shown in [19] this reduces power consumption. Even though it can be argued that for this register file design, power saving improvements will probably be negligible, every little bit helps and we will use it.



Fig. 6. Power saving clock gating circuit

4 Results and comparison

In this section the synthesis results of the circuit will be presented. We will also compare these results to implementations found in the literature. First, however, a formula to determine the circuit's calculation time will be given. Unless mentioned otherwise, synthesis was done with Synapsis Design Vision (version Y-2006.06) for a clock speed of 10 kHz and with the UMC 0.13 μ m CMOS Standard Cell LL library. Note that the power consumption estimates are to be taken with a grain of salt, since it's very hard for the synthesis tool to come up with accurate numbers.

4.1 Calculation time

The amount of cycles it takes the circuit to calculate one pairing depends on the size of the field \mathbb{F}_{2^m} and the number of MALUS d used in the arithmetic core. A formula for the number of cycles is

$$c = n_{\text{swap}} + n_{\text{add}} + n_{\text{mult}} \cdot c_{\text{mult}}$$

= 21681 + 4322 + 2998 \cdot \begin{bmatrix} m \\ d \end{bmatrix}, (22)

with n_{swap} being the number of cycles spend swapping registers, n_{add} the number of additions (taking one cycle each) and n_{mult} the number of multiplications (taking c_{mult} cycles each). The benefits of adding extra MALUs to the circuit diminish due to the large constant factors present in the formula.

4.2 Synthesis results

The synthesis to an ASIC implementation was performed with Synopsys Design Vision with the maximum area constrained to zero.

Table 2 contains a breakdown of the component area for the circuit with one MALU. What's striking is that the registers and controller contains 92% of the circuit's gates. The large size can be explained by the design of the register le, which makes up for approximately 90% of the unit's size. The register file is composed of the sequential logic and around 80% of the combinatorial logic in the arithmetic unit. It should also be noted that the area of one MALU is almost negligible compared to the rest of the circuit. It is probably a good idea to add some extra MALUs to speed up the calculations. We investigate this possibility in the next few paragraphs.

A few implementations with multiple MALUs and a clock frequency of 10 kHz were synthesized, the results of which are listed in Table 3. As can be seen, extra MALUs don't add a lot of area. For example, the implementation with six MALUs is only 12% bigger than the one with one MALU. Power consumption also rises pretty slow, the implementation with six MALUs requires only 17% more power. The lower power consumption for the implementations with two MALUs is probably due to a quirk in the synthesis tool.

At a frequency of 10 kHz, it takes an implementation with one MALU 51.5 seconds to complete one pairing calculation. Since this is probably unacceptable in a real-life application, Table 4 lists the synthesis results for two implementations that both take 50 ms to finish one calculation. It is obvious that the implementation with two MALUs comes out a lot better, unless a small area is

 Table 2. Component size breakdown for an implementation with one MALU

Component	Area	[GE]
MALU	458	1.7%
\mathbb{F}_{2^m} core		
Logic	783	2.8%
Registers	962	3.5%
Arithmetic unit		
Combinatorial logic	13044	47%
Sequential logic	12487	45%
Total	27734	100%

Table 3. Synthesis results for implementations with d MALUs

d	Area	Po	Power @ 10 kHz $[nW]$			Time	
a	11100	[84005]	Dy	namic	Lea	akage	savings
1	27734		96		110		
2	28423	102%	90	94%	113	103%	47.2%
3	29071	105%	103	107%	118	107%	62.9%
4	30278	109%	108	113%	122	111%	71.1%
6	30956	112%	112	117%	127	115%	78.6%
8	32782	118%	122	127%	136	124%	82.7%
16	37798	136%	162	169%	163	148%	88.5%
32	47833	172%	212	221%	213	194%	91.5%

an extremely important factor. Due to the fact that its clock frequency is much lower, power consumption is cut in half compared to the implementation with one MALU.

Table 4. Synthesis results for two implementations with a calculation time of 50 ms

Time [ms] 50 50 100% f [MHz] 10.3 5.44 53% Area [gates] 27 430 28 155 103% Power [μ W]		1 MALU	2 MALUs	
$ \begin{array}{ccccccc} f \ [\mathrm{MHz}] & 10.3 & 5.44 & 53\% \\ \mathrm{Area} \ [\mathrm{gates}] & 27430 & 28155 & 103\% \\ \mathrm{Power} \ [\mu\mathrm{W}] & & & \\ \mathrm{Dynamic} & 98.2 & 48.5 & 49\% \\ \mathrm{Loolegen} & 107 \cdot 10^{-3} \ 111 \cdot 10^{-3} & 104\% \\ \end{array} $	Time [ms]	50	50	100%
Area [gates] 27 430 28 155 103% Power $[\mu W]$ Dynamic 98.2 48.5 49% Looleage 107 10^{-3} 111 10^{-3} 104%	$f [\mathrm{MHz}]$	10.3	5.44	53%
Power $[\mu W]$ Dynamic 98.2 48.5 49% Lookage 107 10^{-3} 111 10^{-3} 104%	Area [gates]	27430	28155	103%
Dynamic 98.2 48.5 49%	Power $[\mu W]$			
$I_{oo}k_{0} = 107 \cdot 10^{-3} \cdot 111 \cdot 10^{-3} \cdot 104\%$	Dynamic	98.2	48.5	49%
Leakage 107.10 111.10 10470	Leakage	$107 \cdot 10^{-3}$	$111 \cdot 10^{-3}$	104%

4.3 Comparisons

Unfortunately, at the time of this writing, only three ASIC implementations had been published. All of those three focus on speed and it is thus hard to com-

pare them to this design. Since neither Kammler et al. [20], nor Kömürcü and Savas [21] list full specifications, it is impossible to compare against their implementations. The implementation by Beuchat et al. [22] does come with full specifications however, and it is thus with this implementation that comparisons will be made. An overview is given in Table 5.

Since it is very difficult to fairly compare efficiency of different implementations we propose a new measure, energy efficiency per bit security. The formula is given by

$$EE = \frac{power \times calc. time}{security \times scaling} .$$
 (23)

The lower the EE, the better. To shed a bit more light on this, we will explain how this formula was conceived.

First of all, the use of power consumption speaks for itself. Furthermore, when looking at energy efficient circuits, we often look at area as well. Since the capacity of a circuit depends on its size and this in turn influences power consumption, area is indirectly incorporated in the formula.

Secondly, when comparing two circuits that consume a similar amount of power, generally the one that calculates the result fastest will be picked. Thus we multiply by calculation time.

Next, instead of dividing by the number of bits in the output, which would make the formula equal to power divided by throughput, we divide by security level. This allows better comparisons between circuits which implement the same algorithm for different field sizes (eg. pairings over $\mathbb{F}_{2^{163}}$ and $\mathbb{F}_{3^{97}}$) or even different algorithms (eg. RSA vs. ECC).

Finally, we divide the result by a scaling that allows us to compare different technologies. For example, 0.13 μ m has a scaling of 1. The older 0.18 μ m technology on the other hand as a scaling of 4. Since the voltage V used in 0.18 μ m circuits is about $\sqrt{2}$ higher than for 0.13 μ m and the capacity C around two times larger, the power consumption P, given by

$$P = CV^2 f, (24)$$

is around four times higher, thus the scaling of 4.

Of course, lots of other factors still don't get taken into account this way. However, we feel that the use of this new measure is acceptable, because of the previously mentioned reasons.

It's obvious that for use in constrained environments our design is better than the design by Beuchat et al. With some more MALUs in the implementation, the efficiency will be up to five times more energy efficient than theirs. In their defense however, they focused heavily on speed and thus such results are to be expected. It is certainly not the aim of the authors to make light of their work.

5 Conclusion

In this paper, we presented a hardware implementation for the calculation of the Tate pairing in \mathbb{F}_{2^m} . The design focused heavily on a small area and a

	This	Beuchat	
	1 MALU	2 MALUs	et al. [22]
Field	$\mathbb{F}_{2^{163}}$	$\mathbb{F}_{2^{163}}$	$\mathbb{F}_{3^{97}}$
Pairing	Tate	Tate	η_T
Security [bit] [*]	652	652	922
Technology	$0.13~\mu{ m m}$	$0.13~\mu{ m m}$	$0.18~\mu{\rm m}$
Area [gates]	27430	28155	193765
f [MHz]	10.3	5.44	200
Calc. time $[\mu s]$	$50 \cdot 10^3$	$50 \cdot 10^3$	46.7
Power [mW]	$98.3 \cdot 10^{-3}$	$48.6 \cdot 10^{-3}$	672
Efficiency $\left[\frac{nJ}{bit}\right]^{\star\star}$	7.54	3.73	8.5

Table 5. Comparison of our implementation with other ASIC implementations

* Taken from [11] which is by the same authors as [22].

 ** The lower, the more energy efficient the implementation is. See text.

low energy consumption. An arithmetic core, which can be sped up without any changes to the controller's FSM, was shown. The memory register was optimized for energy efficiency. Due to the flexibility of the arithmetic core, the size and power consumption of the implementation can be fine-tuned in function of the application.

The synthesis results are promising, it is possible to obtain an area smaller than 30k gates. Furthermore, the energy efficiency of the circuit is up to five times better than existing designs, making this design a prime candidate for application in constrained environments.

Future work should focus on reducing the FSM's footprint and improve the design of the memory block. Optimal placements of the variables in the register file might cut down on both power consumption and calculation time.

Furthermore, the use of larger field sizes should be investigated. Finally, the implementation of new pairings such as the η_T and Ate pairing might prove interesting. The calculation time required will be lower and since they are both based on the Tate pairing, no changes to the underlying hardware should be necessary.

Acknowledgments

The authors would like to thank dr. ir. Frederik Vercauteren for his patient explanations of pairing mathematics.

This work was supported in part the IAP Programme P6/26 BCRYPT of the Belgian State (Belgian Science Policy), by K.U.Leuven-BOF (OT/06/40), by FWO grant G.0300.07, and by the European Commission through the ICT programme under contract ICT-2007-216676 ECRYPT II.

References

- Shamir, A.: Identity-based cryptosystems and signature schemes. In: Proceedings of CRYPTO 84 on Advances in cryptology, New York, NY, USA, Springer-Verlag New York, Inc. (1985) 47–53
- Boneh, D., Franklin, M.: Identity-Based Encryption from the Weil Pairing. SIAM J. Comput. 32(3) (2003) 586–615
- Oliveira, L.B., Aranha, D.F., Morais, E., Daguano, F., López, J., Dahab, R.: Tiny-Tate: Computing the Tate Pairing in Resource-Constrained Sensor Nodes. In: Sixth IEEE International Symposium on Network Computing and Applications, IEEE Computer Society (2007) 318–323
- Oliveira, L.B., Scott, M., López, J., Dahab, R.: TinyPBC: Pairings for authenticated identity-based non-interactive key distribution in sensor networks. In: 5th International Conference on Networked Sensing Systems. (2008) 173–180
- Szczechowiak, P., Oliveira, L.B., Scott, M., Collier, M., Dahab, R.: NanoECC: Testing the Limits of Elliptic Curve Cryptography in Sensor Networks. European conference on Wireless Sensor Networks (EWSN08) (2008)
- Hill, J.L., Culler, D.E.: Mica: a wireless platform for deeply embedded networks. Micro, IEEE 22(6) (2002) 12–24
- Barreto, P.S.L.M., Galbraith, S.D., ÓhÉigeartaigh, C., Scott, M.: Efficient pairing computation on supersingular Abelian varieties. Des. Codes Cryptography 42(3) (2007) 239–271
- Hess, F., Smart, N.P., Vercauteren, F.: The Eta Pairing Revisited. IEEE Transactions on Information Theory 52 (2006) 4595–4602
- 9. Miller, V.S.: Short Programs for Functions on Curves. (1986)
- Barreto, P.S.L.M., Kim, H.Y., Lynn, B., Scott, M.: Efficient Algorithms for Pairing-Based Cryptosystems. In: CRYPTO 02: Proceedings of the 22nd Annual International Cryptology Conference on Advances in Cryptology, Springer-Verlag (2002) 354–368
- Beuchat, J.L., Brisebarre, N., Detrey, J., Okamoto, E., Rodrguez-Henrquez, F.: A Comparison Between Hardware Accelerators for the Modified Tate Pairing over F_{2^m} and F_{3^m}. In: Lecture Notes in Computer Science. Volume 5209., Springer (2008) 297–315
- Lenstra, A.K., Verheul, E.R.: Selecting Cryptographic Key Sizes. Journal of Cryptology 14 (2001) 255–293
- 13. Certicom Corporation: SEC 2: Recommended Elliptic Curve Domain Parameters. (september 2000)
- Bertoni, G., Breveglieri, L., Fragneto, P., Pelosi, G., Sportiello, L.: Software implementation of Tate pairing over GF(2^m). In: DATE 06: Proceedings of the conference on Design, automation and test in Europe, European Design and Automation Association (2006) 7–11
- 15. Faraday Technology Corporation: $0.13 \mu m$ Platinum Standard Cell Databook. (2004)
- Sakiyama, K.: Secure Design Methodology and Implementation for Embedded Public-key Cryptosystems. PhD thesis, KU Leuven (december 2007)
- 17. Batina, L.: Arithmetic And Architectures For Secure Hardware Implementations Of Public-Key Cryptography. PhD thesis, KU Leuven (2005)
- Lee, Y.K., Verbauwhede, I.: A Compact Architecture for Montgomery Elliptic Curve Scalar Multiplication Processor. In: WISA. Volume 4867 of Lecture Notes in Computer Science., Springer (2007) 115–127

- Müller, M., Wortmann, A., Simon, S., Kugel, M., Schoenauer, T.: The impact of clock gating schemes on the power dissipation of synthesizable register files. In: ISCAS (2). (2004) 609–612
- Kammler, D., Zhang, D., Schwabe, P., Scharwaechter, H., Langenberg, M., Auras, D., Ascheid, G., Leupers, R., Mathar, R., Meyr, H.: Designing an ASIP for Cryptographic Pairings over Barreto-Naehrig Curves. In: Cryptology ePrint Archive, Report 2009/056. (2009)
- 21. Kömürcü, G., Savas, E.: An Efficient Hardware Implementation of the Tate Pairing in Characteristic Three. In: ICONS, IEEE Computer Society (2008) 23–28
- 22. Beuchat, J.L., Doi, H., Fujita, K., Inomata, A., Kanaoka, A., Katouno, M., Mambo, M., Okamoto, E., Okamoto, T., Shiga, T., Shirase, M., Soga, R., Takagi, T., Vithanage, A., Yamamoto, H.: FPGA and ASIC Implementations of the η_T Pairing in Characteristic Three. In: Cryptology ePrint Archive, Report 2008/280. (2008)