Provided by Repository@USM

DESIGN OF INTEGRATED RECONFIGURABLE RFCMOS LOW-NOISE AMPLIFIERS FOR CELLULAR AND WIRELESS SYSTEMS

by

FARSHAD ESHGHABADI

Thesis submitted in fulfillment of the requirements

for the degree of

Doctor of Philosophy

ACKNOWLEDGMENT

I would like thank the people who have deserved to be mentioned for supporting me and contributing to this work, I have been studying for over four years in Universiti Sians Malaysia. I would never have been able to finish my dissertation without the guidance of my supervisor and co-supervisors, help from friends, and support from my family and wife. First of all, I would like to thank my supervisor, Dr. Norlaili Mohd. Noh, for her meticulous thinking, excellent guidance, caring, patience, and providing me with an excellent atmosphere for doing research. She always tried to give advice and help me as soon as needed. I would like to thank her for taking some time to read this thesis and give constructive feedback led to significant improvement, despite her busy schedule.

I would like to thank Dr. Mohd Tafir Mustaffa, as my co-supervisor, for encouragement, insightful comments and financially supporting my research. I am extremely thankful and indebted to Dr. Asrunizam Abd Manaf, for helping me to develop my background in MEMS, sharing expertise in CMOS-MEMS process, and for his valuable guidance.

I really can say it was a big honor for me to be working with Advanced Integrated System Device Group (AISDe) in School of Electrical and Electronic Engineering.

I wish to express my sincere thanks to CEDEC, for providing me with all the necessary facilities and EDA tools for the research. I am also grateful to Mr. Kusairay for supporting me with EDA tools, Mr. Hasnirol for measurements and Mr. Shukri for his method and guidance in on-chip measurement that greatly assisted the research.

I place on record, my sincere thank you to SilTerra Fab which provided me free fabrication for my designs. I would like to thank Ms. Awatif for her great helps on MPW processes. I would like to thank Mr. Yusman and his modeling team in SilTerra for providing me the fabrication opportunity in SilTerra fab.

I take this opportunity to express gratitude to all of the department faculty members for their help and support especially Mr. Rahmat for his great helps in handling all official jobs and Ms. Sharida for handling grant works.

And special thanks to my friend, Mr. Hamidreza Ameri for his great advices on chip layouts and transferring his experiences in fabrication.

This research was supported by Universiti Sains Malaysia research university (RU) grant No. 1001/PELECT/814107, postgraduate research grant scheme (PRGS) No. 1001/PELECT/8045003 and exploratory research grant scheme (ERGS) No. 203/PELECT/6730112. I thank our colleagues from school of electrical and electronic engineering who provided insight and expertise that greatly assisted the research.

I would also like to thank my parents and elder brothers. They were always supporting me and encouraging me with their best wishes.

Finally, I would like to thank my wife, Fatemeh Banitorfian. She was always there cheering me up and stood by me through the good and bad times.

I also place on record, my sense of gratitude to one and all, who directly or indirectly, have let their hand in this venture.

TABLE OF CONTENTS

page
ACKNOWLEDGMENTii
TABLE OF CONTENTSiv
LIST OF TABLESx
LIST OF FIGURESxiii
LIST OF ABBREVIATIONSxxvi
ABSTRAK xxviii
ABSTRACTxxx
CHAPTER 1 - INTRODUCTION
1.1 Background
1.2 Motivation
1.3 Problem statements
1.4 Objectives
1.5 Research Scopes and limitations
1.6 Thesis Outline
CHAPTER 2 – LITERATURE REVIEW
2.1 Radio Receiver
2.1.1 Modern Reconfigurable Receivers for Multi-standard Wireless
Applications

2.2	Low-N	oise Amplifiers
	2.2.1	LNA topology choice
	2.2.2	Linearization
	2.2.3	The inductive source-degenerated cascode amplifier23
	2.2.4	Impedance matching
	2.2.5	Noise
	2.2.6	Noise optimization
2.3	Freque	ncy reconfigurability in low-noise amplifiers47
	2.3.1	Switched tunable capacitance
	2.3.2	Switched transistor's parameters
	2.3.3	Switched tunable inductance
2.4	Summa	ary63
СНАР	ΤΕR 3 - I	METHODOLOGIES
3.1	Design	methodology65
3.2	PCSNI	M-based ISD cascode LNA71
	3.2.1	Input circuitry design flow71
	3.2.2	Cascode stage design flow
	3.2.3	Power gain
	3.2.4	Summary of design steps for PCSNIM-based single-band ISD
		cascode LNA77
	3.2.5	Layout

	3.2.6	Optimization and implementation	79
	3.2.7	Components Values	82
3.3	Propos	ed hybrid Switched Capacitances Technique	83
	3.3.1	Input-Circuitry Design flow	85
	3.3.2	Switchable components selection and calculation for output	
		reconfigurability	87
	3.3.3	Power gain	89
	3.3.4	Noise analysis	90
	3.3.5	Summary of design steps for the proposed hybrid Switched	
		Capacitances Technique	94
	3.3.6	Layout	95
	3.3.7	Optimization and implementation	96
	3.3.8	Components Values	97
3.4	Propos	ed hybrid switched transistor-width/transconductance/Miller-	
	capacit	ance technique	98
	3.4.1	Input-Circuitry Design flow	102
	3.4.2	Switchable components selection and calculation for output	
		reconfigurability	104
	3.4.3	Power Gain	105
	3.4.4	Noise analysis	106
	3.4.5	A summary of design steps for proposed hybrid switched	
		transistor-width/transconductance/miller-capacitance technique	e 110

	3.4.6	Layout	111
	3.4.7	Optimization and implementation	113
	3.4.8	Components Values	114
3.5	Propos	ed transformer-based variable inductance technique	116
	3.5.1	Input-Circuitry Design Flow	118
	3.5.2	Switchable components selection and calculation for output	
		reconfigurability	127
	3.5.3	Power Gain	128
	3.5.4	Noise Analysis	129
	3.5.5	Summary of design steps for proposed transformer-based vari	able
		inductance technique	135
	3.5.6	Layout	137
	3.5.7	Optimization and implementation	138
	3.5.8	Component values	139
3.6	Propos	ed die-level 3D EM-analysis for improved post-layout parasitic	
	extracti	ion	140
	3.6.1	The advantages of EM simulation for PLS	143
	3.6.2	Post-Layout EM Simulation Approach	144
	3.6.3	Simulation procedure	159
3.7	Measur	rement procedures	162
	3.7.1	S-Parameters	165
	3.7.2	Linearity	165

	3.7.3	Noise figure	. 169
	3.7.4	Stability factor	. 172
CHAPT	ER 4 – F	RESULTS AND DISCUSSIONS	
4.1	PCSNIN	M-based ISD cascode LNA	. 173
	4.1.1	Prelayout Simulation	. 173
	4.1.2	LNA die	. 178
	4.1.3	Post-layout Simulation vs. Measurement	. 179
	4.1.4	Summary of Results	. 189
4.2	Hybrid	Switched capacitances technique	. 190
	4.2.1	Prelayout simulation	. 190
	4.2.2	LNA die	. 195
	4.2.3	Post-layout simulation vs. measurement	. 196
	4.2.4	Summary of Results	. 213
4.3	Hybrid	switched transistor-width/transconductance/Miller-capacitance	
	techniqu	ıe	. 215
	4.3.1	Prelayout simulation results	. 215
	4.3.2	LNA die	. 221
	4.3.3	Post-layout simulation vs. measurement	. 222
	4.3.4	Summary of Results	. 241
4.4	Transfo	rmer-based variable inductance technique	. 242
	4.4.1	Prelayout simulation results	. 242

	4.4.2	LNA die	. 247
	4.4.3	Post-layout simulation vs. measurement results	. 249
	4.4.4	Summary of Results	. 264
4.5	Propose	ed die-level 3D EM-analysis for improved post-layout parasitic	
	extraction	on	. 265
	4.5.1	Summary of results	. 268
4.6	Summa	ry	. 270
СНАРТ	TER 5 - C	CONCLUSION	
5.1	Accomp	olishment	. 281
5.2	Future v	works	. 283
REFER	ENCES .		.284
LIST O	F PUBLI	ICATIONS	
APPEN	DICES		

LIST OF TABLES

		page
Table 2.1	A summary of receiver frequency bands for GSM and WLAN wireless standards.	12
Table 3.1	LNA Performance metrics requirements for some standards (Yeo et al., 2010) (Iniewski, 2007) (Morgado et al., 2011)	
	used as design specification in this work	67
Table 3.2	Calculated values according to the design method.	78
Table 3.3	Components values for single-band ISD cascade LNA	83
Table 3.4	States of switches in input circuitry	86
Table 3.5	States of switches in output matching network for proposed dual-band LNA with hybrid switched capacitances	
	technique	87
Table 3.6	Calculated values using design flow in Section 3.3.5.	95
Table 3.7	Components values for layout of dual-band LNA with	
	hybrid switched capacitances technique.	98
Table 3.8	States of switches in input circuitry.	103
Table 3.9	States of switches in output matching network for proposed dual-band LNA with hybrid transistor's	
	width/transconductance/Miller-capacitance technique	104
Table 3.10	Calculated values using design flow in Section 3.4.5.	112
Table 3.11	Components values for dual-band LNA with hybrid switched transistor's width/transconductance/Miller-	
	capacitance technique.	115
Table 3.12	State of switch in input circuitry.	119

Table 3.13	States of switches in output matching network for proposed	
	dual-band LNA with hybrid transistor's	
	width/transconductance/Miller-capacitance technique	127
Table 3.14	Calculated values using design flow in Section 3.3.5.	136
Table 3.15	Components values for dual-band LNA with transformer-based variable inductance technique.	140
Table 4.1	Summary of prelayout-simulated results for PCSNIM-based single-band ISD cascode LNA.	177
Table 4.2	DC biasing values	180
Table 4.3	Summary of PLS and measured performance metrics for single-band ISD cascade LNA operating at 1900-MHz center frequency.	189
Table 4.4	Summary of prelayout-simulated results for dual-band LNA with hybrid switched capacitances technique.	195
Table 4.5	DC biasing values for hybrid switched capacitances LNA.	198
Table 4.6	Summary of PLS and measured performance metrics for dual-band ISD cascode LNA with hybrid switched capacitances technique operating at 900- and 1900-MHz	
	center frequencies.	214
Table 4.7	A summary of prelayout-simulated results for dual-band LNA with hybrid switched transistor's	
	width/transconductance/Miller-capacitance technique.	221
Table 4.8	DC biasing values for LNA with hybrid switched transistor-width/transconductance/Miller-capacitance technique.	223
Table 4.9	Summary of PLS and measured performance metrics for dual-band ISD cascode LNA with hybrid switched transistor-width/transconductance/Miller-capacitance	

	technique operating at 900- and 1900-MHz center frequencies.	241
Table 4.10	A summary of prelayout-simulated results for dual-band LNA with transformer-based variable inductance technique.	247
Table 4.11	DC biasing values for dual-band LNA with Transformer-based variable inductance technique	249
Table 4.12	Summary of PLS and measured performance metrics for dual-band ISD cascode LNA with transformer-based variable inductance technique operating at 2.45- and 3.65-MHz center frequencies.	264
Table 4.13	Summarized results from PEX simulation, Sonnet simulation and measurement for comparison.	269
Table 4.14	Summary of RF performance for single-band PCSNIM-based ISD cascode LNA.	273
Table 4.15	Summary of RF performance for dual-band LNA using proposed hyper switched capacitances technique and comparison to a formerly work (Yang et al., 2006).	274
Table 4.16	Summary of RF performance for dual-band LNA using proposed hyper switched transistor width/transconsuctance/Miller capacitance technique and comparison to a former work (Liang-Hung et al., 2005).	275
Table 4.17	Summary of RF performance for dual-band LNA using proposed transformer-based variable inductance technique	276
	and comparison to a former work (Neihart et al., 2012).	276

LIST OF FIGURES

		page
Figure 1.1	(a) A zero-IF Single-band transceiver. Parallel band receivers are required so that all GSM/GPRS standards can be covered (Zhang, 2009). (b) A Single-chip quad-band (850/900/1800/1900MHz) GSM/GPRS multi-band multi-standard transceiver with parallel individual single-band filters and LNAs, and shared wide-band mixers and baseband chain (Li et al., 2002). (c) A Single-chip quad-band (850/900/1800/1900MHz) GSM/GPRS multi-band multi-standard transceiver with shared tunable filter, tunable LNA, wide-band mixers and baseband chain (Li et	
	al., 2002).	3
Figure 2.1	Receiver functionality integration to realize multi-standard coverage	13
Figure 2.2	A simplified dual-band receiver architecture based on common block reuse approach with switching between uncommon chains (Mustaffa, 2009; Pienkowski, 2004).	15
Figure 2.3	A simplified quad-band receiver architecture based on common block reuse approach with partly reconfigurable block to share and uncommon blocks to switch among the bands (Kim et al., 2007; Mustaffa, 2009).	15
Figure 2.4	A simplified multi-band receiver architecture based on common block reuse with fully-reconfigurable components to share among all bands (Vidojkovic, 2008; Zheng, 2013).	16
Figure 2.5	Image rejection using a complex filter after a complex	
	down-conversion into IF band.	16
Figure 2.6	Cascode amplifier (a) schematic and (b) small-signal analysis.	18

Figure 2.7	Resistive source-degenerated circuit.	20
Figure 2.8	Inductive source degenerated amplifier input circuit (a) simple schematic and (b) with gate-source parasitic capacitance, C_{gs1} , and the source impedance, R_s .	22
Figure 2.9	Small-signal model of Inductive source degenerated amplifier input circuit	22
Figure 2.10	Narrow-band cascode LNA with inductive source degeneration	24
Figure 2.11	small-signal model of ISD cascode LNA neglecting Miller and other parasitic capacitances of input transistor and the impedance seen from cascode stage.	25
Figure 2.12	Small-signal model of ISD cascode LNA considering Miller capacitance of input transistor and the impedance seen from cascode stage.	25
Figure 2.13	ISD cascode (a) considering input bond pad capacitance for off-chip gate inductor, (b) considering input bond pad capacitance for on-chip gate inductor.	28
Figure 2.14	(a) Equivalent source resistance seen for Source degenerated LNA with input bond-pad capacitance for off-chip gate inductor ($R_{S,eq1}$) and on-chip gate indictor ($R_{S,eq2}$) for different frequencies ($C_p = 200 fF$) and (b) equivalent	
	source resistance seen for Source degenerated LNA for different input bond-pad capacitances at 2.1 GHz.	31
Figure 2.15	Small-signal noise model of ISD cascode LNA	34
Figure 2.16	PCSNIM-based ISD cascode LNA's (a) schematic, and (b) small-signal noise model.	42

Figure 2.17	The simulated minimum noise figure, noise figure and input return loss for different power dissipation values as a	
	function of frequency (Trung-Kien et al., 2004a).	46
Figure 2.18	(a) A dual-band receiver with parallel LNAs tuned for two different bands (Wu et al., 1998) and (b) a dual-band LNA with switchable input circuitry and common reused cascode stage (Chang et al., 2005).	48
Figure 2.19	Variable switched components: (a) multiple parallel capacitors with switches to open each capacitor path (Balemarthy et al., 2009; Mustaffa, 2009), (b) multiple cascaded inductors with switches to short each inductor path (Dao et al., 2007; Yoo et al., 2007), and (c) a multi-tab variable inductor. Each tab in the coil is connected to the ac ground to change the inductance by varying number of turns (Fu et al., 2007).	50
Figure 2.20	Dual-band PCSNIM-based ISD cascode LNA with switched external gate-source capacitor to tune the input resonance frequency. the current consumption is 4- and 8 mA for upper- and lower band, respectively (Vidojkovic et al., 2004).	53
Figure 2.21	Triple-band PCSNIM-based LNA operating at 2.4-, 2.1- and 1.9-GHz frequencies using switched external gate- source array capacitors (Taibi et al., 2014)	55
Figure 2.22	A BJT-based dual-band frequency-reconfigurable LNA using switched base-collector capacitance operating at 2.4-and 5.2-frequency bands (Yang et al., 2006)	56
Figure 2.23	The input circuitry for a dual-band frequency-reconfigurable CMOS LNA using switchable gate-drain capacitance.	56

Figure 2.24	A dual-band switched-transconductance LNA operating at 2.4- and 5.2-GHz frequencies with no noise optimization technique (Liang-Hung et al., 2005).	58
Figure 2.25	Multiband cascode LNA using switched inductor array technique to cover LTE/GSM, WiMAX, and IEEE 802.11.a/b/g/n standards (Anh Tuan et al., 2010).	62
Figure 3.1	The design methodology flow chart for multiband PCSNIM-based ISD cascode LNA.	70
Figure 3.2	Fully-integrated PCSNIM-based ISD cascode LNA operating at 1.9-GHz GSM band.	71
Figure 3.3	MATLAB-simulated NF without ML using Equation (2-56), noise figure considering ML using Equation (3-2), and ML using Equation (B- 12) for single-band ISD cascode LNA operating at 1900 MHz.	75
Figure 3.4	Cadence Virtuoso layout for PCSNIM-based ISD cascode LNA	79
Figure 3.5	The area ratio of C_2 to C_1 to tune the input circuit from 1900 MHz to 900 MHz.	84
Figure 3.6	The proposed frequency-reconfigurable ISD cascode LNA schematic diagram with switchable external gate-source and gate-drain capacitances to operate at 900- and 1900 MHz GSM standards.	86
Figure 3.7	Small-signal noise model of frequency-reconfigurable dual-band PCSNIM-based ISD cascode LNA using switched capacitors are transistor's gate-source and gate-	
	grain terminals.	90

Figure 3.8	Calculated noise figure using Equations (3-14) and (3-18), and mismatch loss using Equations (3-16) and (B- 12) in MATLAB for (a) LB and (b) UB.	93
Figure 3.9	Cadence Virtuoso layout for PCSNIM-based frequency-reconfigurable dual-band ISD cascode LNA using switchable external gate-source and gate-drain capacitances techniques.	96
Figure 3.10	(a) Required additional transistor's width and corresponding drain current vs. frequency for switched-transconductance reconfigurable LNA while the overdrive voltage is kept constant and current increases (b) required additional transistor's width and corresponding overdrive voltage vs. frequency for switched-width reconfigurable LNA while current dissipation is kept constant. The initial main transistor's width and current consumption is assumed 100μm and 2mA.	101
Figure 3.11	Frequency-reconfigurable dual-band ISD cascode LNA with switched hybrid transistor-width/transconductance/Miller-capacitance technique operating at 850- and 1850-MHz GSM standard bands.	102
Figure 3.12	Small-signal noise model of frequency-reconfigurable dual-band PCSNIM-based ISD cascode LNA using switched hybrid transistor's width and external gate-drain capacitance techniques for LB mode.	106
Figure 3.13	Calculated noise figure using Equations (3-23) and (B-1), and mismatch loss using Equations (3-26) and (B-12) in MATLAB for (a) LB and (b) UB.	110
Figure 3.14	Cadence Virtuoso layout for PCSNIM-based frequency-reconfigurable dual-band ISD cascode LNA using	

	Switched hybrid transistor-width/transconductance/Miller-	
	capacitance technique.	112
Figure 3.15	Schematic of the proposed transformer-tuned tunable LNA.	
		117
Figure 3.16	The designed transformer. (a) Top view: All windings are	
	used in the UTM layer, and different colors are used for	
	illustration. (b) 3D top view and (c) 3D bottom view in	
	Sonnet Suite: The z axis is scaled 7 times, and the size of	
	the simulation box is decreased for better illustration	
	purpose. The primary and secondary windings of the	
	interleaved transformer both use the UTM layer.	122
Figure 3.17	EM-simulated (a) primary, secondary, and mutual	
	inductances; (b) quality factors of the primary and	
	secondary inductors; and (c) the percent coupling	
	coefficient.	123
Figure 3.18	Schematic of the transformer-based variable inductor.	125
Figure 3.19	EM-simulated (a) inductance, (b) quality factor, and (c)	
	tuning range of the switched transformer-based variable	
	inductor, which indicates a tuning of 79.5% at 3.7 GHz.	126
Figure 3.20	Noise small-signal model of proposed reconfigurable LNA	
	with variable inductor.	129
Figure 3.21	Calculated noise figure using Equations (3-48) and (B-1),	
	and mismatch loss using Equations (3-18) and (B- 12) in	
	MATLAB, for (a) LB and (b) UB.	134
Figure 3.22	Cadence Virtuoso layout for PCSNIM-based frequency-	
	reconfigurable dual-band ISD cascode LNA using	
	transformer-based variable inductance technique.	137

Figure 3.23	The schematic diagram of the single-band 2.4-GHz single-	
	band LNA in 0.13μm CMOS process.	142
Figure 3.24	Schematic diagram of dual-stage single-band narrowband low-noise amplifier, given in APPENDIX Q.	146
Figure 3.25	Layout (left) and micrograph (right) of dual-stage narrowband LNA, given in Appendix D, in Cadence Virtuoso. The GSG pads on the left and right sides of the chip are the input and output RF signal ports, respectively.	146
Figure 3.26	Circuit layout translated to Sonnet model: (a) top-, (b) bottom view.	150
Figure 3.27	(a) array via (b) merged ring via.	152
Figure 3.28	Physical simplification procedure: (a) patterned metal plates connected by array via versus (b) merged metal plates connected by merged via.	153
Figure 3.29	(a) Single pad model with metal plates embedded in different layers of the process, (b) cut-view diagram, and (c) simplified model.	153
Figure 3.30	Parasitic capacitance of signal bond pad in GSG bond pads.	154
Figure 3.31	MIM capacitance diagram with its corresponding layers and metals.	156
Figure 3.32	Two-dimensional view of final sonnet model with embedded S-parameter data of MIM capacitors and co-calibrated ports for post-process in Cadence in conjunction with technology transistors.	156
Figure 3.33	MIM capacitor's (a) meshing before simplification, (b) meshing after simplification, (c) EM-simulated current flux	

	before simplification, and (d) EM-simulated current flux after simplification.	157
Figure 3.34	EM-simulated (a) capacitance value (b) quality factor, for non-simplified versus simplified MIM capacitor.	158
Figure 3.35	Final physically optimized model of the LNA in Sonnet (a) top 3D view and (b) bottom 3D view.	159
Figure 3.36	Hybrid electromagnetic-circuit schematic diagram in Cadence Spectre for post-processing.	160
Figure 3.37	GSG probe for on-wafer measurement. The given pictures are for illustration purpose only and does not reflect the used model.	163
Figure 3.38	GSG probe connection to the GSG pads and the surface. The given pictures are for illustration purpose only and does not reflect the used model.	163
Figure 3.39	Probe station. The given picture is for illustration purpose only and does not reflect the used model.	164
Figure 3.40	Calibration standard substrate. The given pictures are for illustration purpose only and does not reflect the used model.	165
Figure 3.41	P_{1dB} compression point measurement setup.	167
Figure 3.42	IIP3 measurement setup.	169
Figure 3.43	On-wafer noise figure measurement setup (Jianjun et al., 2003; Korakkottil Kunhi Mohd, 2010).	170
Figure 4.1	Prelayout simulated S-parameters (a) $ S_{11} $, (b) $ S_{12} $, (c) $ S_{21} $ and (d) $ S_{22} $ for single-band PCSNIM-based ISD	
	cascode LNA.	175

Figure 4.2	Prelayout simulated noise figure and minimum noise figure.	
		176
Figure 4.3	Prelayout simulated stability Factor (a) K factor, the stability condition is $K > 1$ and $\Delta < 1$ and (b) μ factor, the stability condition is $\mu > 1$.	176
Figure 4.4	The micrograph of single-band ISD cascode LNA die benefiting from PCSNIM noise optimization technique.	179
Figure 4.5	Measured $I_{D\!D}$ – $V_{C\!S}$ for single-band ISD cascode LNA.	180
Figure 4.6	PLS and Measured S-parameters (a) $ S_{11} $, (b) $ S_{12} $, (b) $ S_{21} $ and $ S_{22} $.	182
Figure 4.7	PLS and Measured S_{11} and S_{22} in Smith chart showing the real and imaginary part of input and output impedances normalized to 50 ohms.	183
Figure 4.8	PLS noise figure, PLS minimum noise figure and measured NF of ISD cascode LNA with PCSNIM noise optimization technique.	185
Figure 4.9	Measured <i>IIP</i> ₃ .	187
Figure 4.10	Measured P_{1dB} .	187
Figure 4.11	PLS and measured stability factor with (a) $K - \Delta$ evaluation and (b) μ evaluation.	188
Figure 4.12	Prelayout simulated S-parameters (a) $ S_{11} $, (b) $ S_{12} $, (c) $ S_{21} $ and (d) $ S_{22} $.	192
Figure 4.13	Prelayout simulated noise figure and minimum noise figure of proposed LNA with variable gate inductor in LB and UB	
	modes.	193

Figure 4.14	Prelayout simulated stability Factor (a) K factor, the stability condition is $K > 1$ and $\Delta < 1$, and (b) μ factor, the	
	stability condition is $\mu{>}1$.	194
Figure 4.15	The micrograph of dual-band frequency-reconfigurable PCSNIM-based ISD cascode LNA die using hybrid switched capacitances technique.	196
Figure 4.16	Measured $I_{DD} = V_{GS}$ in LB and UB modes for dual-band ISD cascode LNA using switched hybrid capacitances technique.	197
Figure 4.17	PLS and Measured S-parameters in LB mode (a) $ S_{11} $, (b) $ S_{12} $, (c) $ S_{21} $ and (d) $ S_{22} $.	199
Figure 4.18	PLS and Measured S_{11} and S_{22} in Smith chart in LB mode.	200
Figure 4.19	PLS and Measured S-parameters in UB mode (a) $ S_{11} $, (b) $ S_{12} $, (c) $ S_{21} $ and (d) $ S_{22} $.	203
Figure 4.20	PLS and Measured S_{11} and S_{22} in Smith chart in UB mode.	205
Figure 4.21	PLS noise figure, PLS minimum noise figure and measured NF of dual-band PCSNIM-based LNA with hybrid switched capacitances technique in (a) LB- and (b) UB modes.	208
Figure 4.22	Measured <i>IIP</i> ₃ for (a) LB- and (b) UB modes.	211
Figure 4.23	Measured P_{1dB} for (a) LB- and (b) UB modes.	211
Figure 4.24	PLS and measured stability factor with (a) $K - \Delta$ evaluation and (b) μ evaluation, in LB mode.	212

Figure 4.25	PLS and measured stability factor with (a) $K - \Delta$ evaluation and (b) μ evaluation, in UB mode.	213
Figure 4.26	Prelayout simulated S-parameters (a) $ S_{11} $, (b) $ S_{12} $, (c) $ S_{21} $ and $ S_{22} $.	217
Figure 4.27	Prelayout simulated noise figure and minimum noise figure of proposed LNA with variable gate inductor in LB and UB modes.	219
Figure 4.28	Prelayout simulated stability Factor (a) K factor, the stability condition is $K > 1$ and $\Delta < 1$, and (b) μ factor, the stability condition is $\mu > 1$.	220
Figure 4.29	The micrograph of dual-band frequency-reconfigurable PCSNIM-based ISD cascode LNA die using switched hybrid transistor-width/transconductance/Miller-capacitance technique.	222
Figure 4.30	Measured $I_{DD} = V_{GS}$ in LB and UB modes for dual-band ISD cascode LNA using switched hybrid transistor-width/transconductance/Miller-capacitance technique.	223
Figure 4.31	PLS and Measured S-parameters in LB mode (a) $ S_{11} $, (b) $ S_{12} $, (c) $ S_{21} $ and (d) $ S_{22} $.	225
Figure 4.32	PLS and Measured S_{11} and S_{22} in Smith chart in LB mode.	226
Figure 4.33	PLS and Measured S-parameters in UB mode (a) $ S_{11} $, (b) $ S_{12} $, (c) $ S_{21} $ and (d) $ S_{22} $.	230
Figure 4.34	PLS and Measured S_{11} and S_{22} in Smith chart in UB mode.	231

Figure 4.35	PLS noise figure, PLS minimum noise figure and measured NF of dual-band PCSNIM-based LNA with hybrid switched transistor's width/transconductance/gate-drain	
	capacitance technique in (a) LB- and (b) UB modes.	235
Figure 4.36	Measured IIP_3 for (a) LB- and (b) UB modes.	236
Figure 4.37	Measured P_{1dB} for (a) LB- and (b) UB modes.	238
Figure 4.38	PLS and measured stability factor with (a) $K-\Delta$ evaluation and (b) μ evaluation, in LB mode.	239
Figure 4.39	PLS and measured stability factor with (a) $K-\Delta$ evaluation and (b) μ evaluation, in UB mode.	240
Figure 4.40	Prelayout simulated S-parameters (a) $ S_{11} $, (b) $ S_{12} $, (c) $ S_{21} $ and (d) $ S_{22} $.	244
Figure 4.41	Prelayout simulated noise figure and minimum noise figure of proposed LNA with variable gate inductor in LB and UB modes.	245
Figure 4.42	Prelayout simulated stability Factor (a) K factor, the stability condition is $K > 1$ and $\Delta < 1$, and (b) μ factor, the stability condition is $\mu > 1$.	246
Figure 4.43	The micrograph of dual-band frequency-reconfigurable PCSNIM-based ISD cascode LNA die using transformer-based variable inducor technique.	248
Figure 4.44	PLS and Measured S-parameters in LB mode (a) $ S_{11} $, (b) $ S_{12} $, (c) $ S_{21} $ and (d) $ S_{22} $.	250
Figure 4.45	PLS and Measured S_{11} and S_{22} in Smith chart in LB mode.	251