

Article

Design of Single Phase SiC Bidirectional DC-AC Converter with Low-Cost PLL for Power Factor Correction

Alexandre Bento ^{1,*}, Sérgio André ¹, Ricardo Luís ^{1,2} and J. Fernando Silva ²

¹ Instituto Superior de Engenharia de Lisboa, Polytechnic Institute of Lisbon, 1959-007, Portugal; sergio.andre1992@gmail.com; rluis@deea.isel.pt

² INESC-ID, Instituto Superior Técnico, Universidade de Lisboa, 1049-001, Portugal; fernando.alves@tecnico.ulisboa.pt

* Correspondence: alexandre-bento@outlook.com; Tel.: +351-21-831-7273

Abstract: The paper presents the design stages of a single-phase Silicon Carbide bidirectional DC-AC converter. This includes the LCL filter design responsible to meet grid connection requirements. A 3kW laboratory prototype of the power converter is built employing a low-cost phase locked loop and its results are presented. The design of the low-cost phase locked loop and its implementation are depicted in some detail.

Keywords: SiC bidirectional AC-DC converter; inverter; variable frequency; PLL; LCL filter

1. Introduction

Nowadays, society has a big interest in topics involving sustainability and energy efficiency mainly due to environmental concerns, [1]. This is observed on the increasing number of electric vehicles and their interaction with the grid, [1]. It is also seen in micro, medium and big scale renewable energy applications with and without energy storage systems, [2]. On a political level, this is shown with various funds and measures aimed at encouraging the investment in these themes. Most of these applications use electronic power converters, which has led to recent developments in the technology of semiconductor devices originating wide band gap semiconductors, [3]. The most promising devices from this group are Silicon Carbide (SiC) and Gallium Nitride (GaN) devices. Compared to the traditional Silicon (Si) semiconductors, wide band gap devices support higher current densities, higher switching frequency and higher operation temperatures, [4,5]. This contributes to more compact and efficient power converters decreasing the size of passive devices such as inductors and capacitors, [6]. This paper presents a simple design approach for a SiC bidirectional DC-AC converter that permits the charge and discharge of a battery bank to the AC grid with unity power factor used for a grid connected Telecom Energy Storage application. Inductor design, AC filter design and the controller principles are also treated. A 3kW converter prototype is implemented in the laboratory and its results presented.

2. SiC Bidirectional DC-AC Converter Control Principles

The topology analyzed in this work is a non-isolated bidirectional DC-AC converter, with unity power factor, presented on Figure 1.




Figure 1. Proposed DC-AC Circuit topology

27 2.1. Output LCL Filter

28 Grid connected power electronic converters have Power Quality requirements. This is translated
 29 into keeping the Total Harmonic Distortion (THD) lower than 5%, according to IEEE 519-1992
 30 standard. This is accomplished using a filter between the switches and the grid.

31 The filter has a big influence on the converter's size, cost and performance. It's possible to
 32 reduce its size using higher switching frequencies, which is one of the reasons why wide band gap
 33 semi-conductors contribute to smaller and more efficient power converters.

34 On the other side, exploring the switches at their maximum frequency all the time will lead to
 35 excess switching losses. For this reason, variable switching frequency is used on this work. This is
 36 done by controlling the current on the inductor L_1 within a hysteresis window, as seen on Figure 2.




Figure 2. Inverter control block diagram

THD is calculated by (1), where I_{50Hz} is the pretended grid's current and $I_{n^{th}sw}$ is the n^{th} harmonic of the ripple current which is due to the current hysteresis control window. Although choosing a very small hysteresis error window width would result in a low THD, it would require a very high switching frequency or a very large filter inductor. So there's a trade-off between to minimizing the THD, keeping the switching frequency within feasible values to limit the switching losses and maintaining the inductor with a compact size, [7].

$$THD = \frac{\sqrt{\sum_{n=1}^{\infty} I_{n^{th}sw}^2}}{I_{50Hz}} \quad (1)$$

37 To summarize, the semiconductor's maximum switching frequency and the need to maintain
 38 THD low by keeping the current hysteresis window small obligates a certain inductance value for L_1 .

39 Since this work is applied for telecom energy storage systems, and this usually happens at low
 40 DC voltages (typically 48V), a 3kVA single phase transformer is used for grid connection. This
 41 transformer has a short circuit inductance that combined with the grid's inductance represents the
 42 second inductor on the LCL filter, L_2 .

43 It's then possible to obtain a 3rd order filter by adding a capacitor, with value C , between the
 44 inductors and the grid. LCL filter's natural frequency, ω_0 , is given by (2). It's important to maintain
 45 the filter's natural frequency within a tenth of the minimum switching frequency and ten times higher
 46 than the grid's frequency (50Hz). In order to be stable, this kind of filters need a damping resistance,
 47 usually connected in series with inductor, L_2 , or with the capacitor, C . Since the current passing to
 48 the grid is large in this application, the choice to use the resistance in series with the capacitor is
 49 made. The LCL filter transfer function with the capacitor series resistance is given by (3), where v_i
 50 is the full bridge input pulsed voltage to the filter, i_2 is the grid's current on the low voltage side of
 51 the transformer, L_1 , L_2 , C and R_C are the filter parameters shown on Figure 1. These parameters are
 52 calculated using (4), (5) and (6). L_2 is measured, it is the short-circuit impedance of the transformer
 53 plus the line inductance seen from the low voltage side of the transformer. Table 1 presents the values
 54 used for these calculations during this research work.

$$\omega_0 = \sqrt{\frac{L_1 + L_2}{L_1 \cdot L_2 \cdot C}} \quad (2)$$

$$\frac{i_2}{v_i} = \frac{\frac{sR_C C + 1}{L_1 L_2 C}}{s \left(s^2 + s \frac{R_C (L_1 + L_2)}{L_1 L_2} + \frac{L_1 + L_2}{L_1 L_2 C} \right)} \quad (3)$$

$$L_1 = \frac{U_{DC}}{2 \cdot \Delta i_{L_1} \cdot f_{sw}} \quad (4)$$

$$C = \frac{L_1 + L_2}{L_1 L_2 \omega_0^2} \quad (5)$$

$$R_C = 2 \cdot \zeta \cdot \omega_0 \cdot \frac{L_1 L_2}{L_1 + L_2} \quad (6)$$

Table 1. Filter Parameters

Parameter	Value
U_{DC}	64V
Δi_{L_1}	6.8A
L_1	48 μ H
L_2	32 μ H
C	220 μ F
R_C	0.45 Ω
ω_0	15386 rad/s
ζ	$\sqrt{2}/2$

55 2.2. Inductor Design

56 Inductors are of great impact on the size, cost and efficiency of a power converter[6][9]. With the
 57 improvements in the semiconductors devices, it's of great importance the effects of higher frequency
 58 on the inductor losses. The higher the frequency, higher the inductor core and winding losses[10].
 59 Power inductors aren't exactly off-the-shelf components, each system has its own needs. In this
 60 section, it's presented the power inductor design procedure for a prototype application.

The power inductor design starts with the choice of the core material. This should be addressed carefully since there are several materials available and all have their pros and cons, the right choice depends on the design priorities and specifications, [11]. Core suppliers for each specific core give the inductance factor. The inductance is then calculated using (7), where N is the number of wire turns and A_L is the core inductance factor. It's important to note that in cores with gaps, A_L needs to be

adjusted to include the gap effects, also it's important to take into account the core saturation, which leads to a lower value of inductance.

$$L = N^2 \cdot A_L \quad (7)$$

61 There are a number of methods to calculate inductor's core loss, some extremely complex and
62 only applicable for certain conditions, [9]. Core suppliers usually make available a set of curves for
63 each material at specific frequencies, with straightforward formulas that can predict the core losses
64 for applications similar to the one treated in this article.

65 For power inductors, the high-frequency effects on the windings must be taken into account.
66 These high-frequency effects result in extra losses and are due to the skin and proximity effects that
67 are manifested by changing the current density inside the conductor's section, [10,12].

The total winding losses for the application treated in this work is given by (8), where R_{50Hz} is the wire resistance at 50Hz that is very close to the DC resistance, I_{50Hz} is the pretended 50Hz current on the inductor, $R_{n^{th}sw}$ is the wire resistance for the n^{th} harmonic due to switching frequency, and $I_{n^{th}sw}$ is the n^{th} current harmonic due to switching.

$$P_{winding} = R_{50Hz} I_{50Hz}^2 + \sum_{n=1}^{\infty} R_{n^{th}sw} I_{n^{th}sw}^2 \quad (8)$$

68 2.3. Phase Locked Loop

69 A Phase Locked Loop (PLL) is a control system that compares an input signal with a
70 signal generated by a voltage controlled oscillator (VCO) to produce a multiplied, divided or a
71 synchronous signal [8]. This circuit is typically used in frequency demodulators and its block diagram
72 configuration is presented on Figure 4, as described in [8]. For this work, the PLL will be implemented
73 in software in order to obtain a low-cost grid synchronization tool to allow the control of active power
74 and an unity power factor.




Figure 3. Typical PLL blocks diagram.

75 As a synchronization application, the frequency divider block isn't applicable since the required
76 input and the output frequencies are the same. This simplification allows Figure 4.

77 The phase detector block is responsible for giving as output the signal, u_d , which is proportional
78 to the difference between the phases of the input signal, u_1 , and the feedback signal, u_2 . The PLL filter
79 controls the PLL response. The filter's output signal, U_f , is integrated by the VCO block generating
80 a ramp that symbolizes the grid's phase angle. This output angle signal is also used to generate
81 a sinusoid wave for feedback. This way it's possible to know exactly the grid's phase angle and
82 produce the reference of current needed to control active and reactive power exchange with the grid.




Figure 4. Typical PLL blocks diagram for synchronization applications.

During the PLL design it is necessary to make the assumption that the PLL is in locked mode, this means that the frequencies of the input signal, ω_1 , and feedback signal, ω_2 are the same. This consideration facilitates the multiplication between the squared input signal, u_1 , and the sinusoidal feedback signal u_2 , given in (9), where θ_1 is the input signal's phase angle and θ_2 is the feedback signal's phase angle.

$$u_d = \frac{2 \cdot U_1 \cdot U_2}{\pi} (\sin(\theta_1 - \theta_2) + \text{harmonic terms}) \quad (9)$$

83 Ignoring the harmonics terms and considering the low difference between the angles, when the PLL
84 is in locked mode, is possible to simplify the $\sin(\theta_1 - \theta_2)$ as $\theta_1 - \theta_2$ (10). This simplification is the
85 linearized model of the phase detector where the inputs are the angles (input and feedback) and not
86 the voltage signals, as shown in Figure 5 [13].

87 From (10) it's possible to obtain the phase detector block gain, k_d , given by (11), [13], where U_1
88 is the square wave amplitude, and U_2 is the feedback wave amplitude.

$$u_d = \frac{2 \cdot U_1 \cdot U_2}{\pi} (\theta_1 - \theta_2) \quad (10)$$

$$K_d = \frac{2 \cdot U_1 \cdot U_2}{\pi} \quad (11)$$

89 For the filter block, a proportional-integral filter (PI) is chosen because of its pole on origin which
90 improves angle response[13]. The filters block transfer function is given by (12), where τ_1 and τ_2
91 are the PI filter parameters. The VCO transfer function is given by (13), being K_0 the VCO gain.

$$\frac{U_f(s)}{U_d(s)} = \frac{1 + s \cdot \tau_2}{\tau_1 \cdot s} \quad (12)$$

$$\frac{K_0}{s} \quad (13)$$

92 The complete PLL block diagram is shown on Figure 5.




Figure 5. PLL block diagram for design

93 It's possible to obtain the open loop, $G(s)$, and the closed loop, $\frac{\theta_o(s)}{\theta_i(s)}$, transfer functions, given
94 respectively by (14) and (15).

$$G(s) = K_d \cdot \frac{1 + s \cdot \tau_2}{\tau_1 \cdot s} \cdot \frac{K_0}{s} = \frac{\frac{K_d \cdot K_0 \cdot \tau_2}{\tau_1} \cdot s + \frac{K_d \cdot K_0}{\tau_1}}{s^2} \quad (14)$$

$$\frac{\theta_o(s)}{\theta_i(s)} = \frac{G(s)}{1 + G(s)} = \frac{\frac{K_d \cdot K_0 \cdot \tau_2}{\tau_1} \cdot s + \frac{K_d \cdot K_0}{\tau_1}}{s^2 + \frac{K_d \cdot K_0 \cdot \tau_2}{\tau_1} \cdot s + \frac{K_d \cdot K_0}{\tau_1}} \quad (15)$$

95 The closed loop transfer function is very similar to a well known equation on systems control
96 theory given by (16), where ζ is the system damping coefficient and ω_n its natural frequency.

$$\frac{2 \cdot \zeta \cdot \omega_n \cdot s + \omega_n^2}{s^2 + 2 \cdot \zeta \cdot \omega_n \cdot s + \omega_n^2} \quad (16)$$

97 Comparing the terms from (15) to (16) it's possible to make the assumptions given by (17) and
98 (18).

$$\frac{K_d \cdot K_0 \cdot \tau_2}{\tau_1} = 2 \cdot \zeta \cdot \omega_n \quad (17)$$

$$\frac{K_d \cdot K_0}{\tau_1} = \omega_n^2 \quad (18)$$

99 Using $K_0 = 100$, $\zeta = \frac{\sqrt{2}}{2}$, $\omega_n = \frac{2 \cdot \pi \cdot 50}{10}$ (10 AC grid cycles), it's then calculated K_d , τ_1 and τ_2 , see
100 Table 2.

Table 2. PLL design parameters

Parameter	Value
ζ	0.707
ω_n	31.415
U_1	1
U_2	1
K_0	100
K_d	0.637
τ_1	0.065
τ_2	0.045

101 The simulation results obtained using MATLAB® (The MathWorks Inc., Natick, MA, USA)
102 simulation enviroment are presented on Figure 6.




Figure 6. PLL simulation results

103 The multiplier phase detector has a problem resultant from the multiplication of the two signals
104 (input and feedback), this is the introduction of harmonics in the signal U_d , given in (9) [13]. In
105 order to attenuate these harmonics, it's typically used a complex or heavy computing algorithm as
106 an orthogonal signal generator [14] or a notch filter [15]. The use of notch filter, in this case, is not

107 possible because a notch filter is a very tight band rejection filter, this would only reduce one harmonic
 108 component, leaving the others. In the case of an orthogonal signal generator, this option needs a very
 109 large floating point variables, and with a low-cost FPGA, the variable size and the number of nodes
 110 are limited. Because of this, the final implementation was a 2nd order low-pass filter, presented on
 111 Figure 7, implemented with two 1st order filters in cascade to reduce the coefficient variable sizes.
 112 This filter is applied to the sine wave generated for reference with a cutoff frequency of 50Hz to allow
 113 this frequency and block part of the 2nd harmonic (100Hz) and from there on. For convenience, it was
 114 implemented an input on the filter's block, θ^* , to enable shifting the output sinusoidal wave, u_{PLL} , in
 115 reference to the grid's voltage.




Figure 7. Laboratory implementation in time domain

116 Discretization

117 Discretization is the process to transform a continuous transfer function into a discrete transfer
 118 function. There are a few discretization methods [16], in this work, the chosen was the trapezoidal
 119 integration, the mathematical formulation is given by (19). Applying this transformation the
 120 continuous transfer functions are converted into the discrete domain. The PI filter mathematical
 121 formulation in this domain is given in (20), where T_s is the sampling time and the b_0, b_1 and a_1 the
 122 discrete filter coefficients.

$$s \rightarrow \frac{2}{T_s} \cdot \frac{z-1}{z+1} \quad (19)$$

$$\frac{U_f(z)}{U_d(z)} = \frac{b_0 + b_1 \cdot z^{-1}}{1 + a_1 \cdot z^{-1}} = \frac{\frac{(T_s+2\cdot\tau_2)}{2\cdot\tau_1} + \frac{(T_s-2\cdot\tau_2)}{2\cdot\tau_1} \cdot z^{-1}}{1 + (-1) \cdot z^{-1}} \quad (20)$$

123 For the low-pass filter used to attenuate the unwanted harmonics, applying the same
 124 transformation, (21) becomes (22), where ω_c is the filter cutoff frequency.

$$F_{PB}(s) = \frac{\omega_c}{s + \omega_c} \quad (21)$$

$$F_{PB}(z) = \frac{b_0 + b_1 \cdot z^{-1}}{1 + a_1 \cdot z^{-1}} = \frac{\frac{(T_s \cdot \omega_c)}{2 + T_s \cdot \omega_c} + \frac{(T_s \cdot \omega_c)}{2 + T_s \cdot \omega_c} \cdot z^{-1}}{1 + \left(\frac{-2 + T_s \cdot \omega_c}{2 + T_s \cdot \omega_c}\right) \cdot z^{-1}} \quad (22)$$

125 The simulation results obtained in the discrete domain are shown on Figure 8.




Figure 8. Results for a 50 Hz sinusoidal input waveform (the input voltage showed represents the grid voltage, the PLL see an square waveform in the input)

126 3. Laboratory Implementation

127 3.1. Laboratory Setup

128 A 3kW experimental prototype of the topology proposed is built. This prototype uses 300A SiC
 129 MOSFETs capable of switching at 100kHz, which are a few times higher than the Si-IGBTs equivalent,
 130 due to lower switching losses, higher output current capability and significantly lower current
 131 de-rating at higher switching frequencies. The energy storage is made using Lithium Iron Phosphate
 132 (LiFePO₄) batteries at 64V of nominal voltage. The objective is to control the power flow between
 133 the grid and the battery bank with unity power factor. Figure 10 shows the prototype's power
 134 setup, while Figure 11 presents the control electronics setup that uses a low-cost Field Programmable
 135 Gate Array (FPGA), Spartan® 3 (Xilinx Inc., San Jose, CA, USA). Table 3 presents the components
 136 specifications used in the prototype.

Table 3. Devices Specifications

Component	Brand	Main Specs
SiC Mosfets	Cree	300A, 1200V, 100kHz
Battery Bank	Calb	64V, LiFePo4
Transformer	n/a	$32V_{RMS} - 230V_{RMS}$, $L_2 = 32\mu H$
Inductor	Core from Magnetics Inc.	$48\mu H$
Capacitors	CDE Cornell Dubilier	$220\mu F$
Resistors	n/a	0.45Ω
Current Sensor	LEM	$200A_{peak}$, DC 100kHz
FPGA	Xilinx	Spartan 3, 125MHz

137 According to (2) and Table 3, The filter's natural frequency is 2450Hz and its Bode Diagram is
 138 given on Figure 9.




Figure 9. Filter LCL




Figure 10. Single-phase SiC bidirectional DC-AC converter power circuit.




Figure 11. Data acquisition, processing and output generation setup.

139 3.2. Phase Locked Loop Implementation

140 For this research work, it's was given importance to build a low-cost PLL to synchronize with
 141 the grid, but also it was taken into the possibility the use of this PLL to synchronize with different
 142 types of waveforms, such as the square and sinusoidal waveforms for future works. Therefore, the
 143 multiplier phase detector block was selected and it can be adapted to different waveforms just by
 144 adjusting the gains, [13]. Since the integrated circuit used as processor in this work is a FPGA, all
 145 the PLL components are implemented in software and just the AC grid voltage was converted into a
 146 square wave with the circuit shown on Figure 12. This way the FPGA receives a binary signal that is
 147 zero when the grids voltage is positive and one when grids voltage is negative. Note that this signal
 148 is isolated by an optocoupler to prevent damaging the FPGA and keep the circuit's cost low. This
 149 signal after processing is transformed in signal u_1 seen in Figure 7.




Figure 12. Implemented circuit to detect positive grid voltage.

150 3.3. Laboratory Results

151 The experimental results were taken at 2kW and 3kW charging the batteries, see Figures 13 and
 152 14, and then injecting energy on the grid, see Figures 15 and 16. On these experimental results, the
 153 current signal is given by channel 4, while the voltage grid is given by channel 1(at the secondary
 154 side of the transformer, $32V_{RMS}$). Although the current waveform at 2kW has a bigger THD than

155 operating at 3kW, that is expected because the current at grid frequency is lower, while the ripple
156 stays the same, the THD still is less than 5% fulfilling the network requirements.




Figure 13. Experimental results charging the batteries at 2kW on transformer secondary side ($32V_{RMS}$ side). CH1: Grid Voltage ($50V/div$); CH4: Grid Current ($50A/div$).




Figure 14. Experimental results charging the batteries at 3kW on transformer secondary side ($32V_{RMS}$ side). CH1: Grid Voltage ($50V/div$); CH4: Grid Current ($50A/div$).




Figure 15. Experimental results injecting 2kW on transformer secondary side ($32V_{RMS}$ side). CH1: Grid Voltage (50V/div); CH4: Grid Current (50A/div).




Figure 16. Experimental results injecting 3kW on transformer secondary side ($32V_{RMS}$ side). CH1: Grid Voltage (50V/div); CH4: Grid Current (100A/div).

157 4. Conclusions

158 This paper presented the implementation and control of a DC-AC converter with unity power
159 factor with a brief description of inductor design, LCL filter and phase locked loop theory for grid
160 synchronization. It has been introduced the control principles for a variable switching frequency
161 converter and the trade-offs that must be done between system efficiency, filter size and cost while still
162 accomplish the THD limits imposed by legislation. A Converter prototype was built on laboratory,
163 connected to the grid through a $32V_{RMS}$ to $230V_{RMS}$ transformer. Laboratory results have been
164 obtained charging the batteries and injecting power on the grid at 2kW and 3kW which correspond
165 to high currents due to the low voltage level. The measured currents presented THD below 5%,
166 therefore meeting the standard requirement.

167 **Acknowledgments:** Authors thank electrical engineer Paulo Almeida, from ISEL (Polytechnic Institute of
168 Lisbon, Lisboa, Portugal), for the engineering support of the functional prototype assembly. This work
169 was supported by national funds through Fundação para a Ciência e a Tecnologia (FCT) with reference
170 UID/CEC/50021/2013, and in part by EVTU Motor Verks (Cape Girardeau, MO, USA) for the acquisition of
171 the power electronic converter semiconductors.

172 **Author Contributions:** Alexandre Bento design and build the LCL filter, build the single-phase SiC bidirectional
173 DC-AC converter, performed the experiments, analyzed the data and wrote the major part of the manuscript.
174 Sérgio André built the PLL circuit, performed its low-level FPGA programming and wrote about the low-cost
175 PLL. Ricardo Luís helped in the high-level FPGA programming and in the experiments. José Fernando Silva
176 supervised the research, providing guidance and key suggestions. All the authors revised and approved the
177 publication of the paper.

178 **Conflicts of Interest:** The authors declare no conflict of interest.

179 References

- 180 1. R. G. Gago, S. F. Pinto, and J. F. Silva. G2V and V2G electric vehicle charger for smart grids. in Smart Cities
181 Conference (ISC2), 2016 IEEE International, 12-15 Sept. 2016.
- 182 2. Y. Fan, W. Zhu, Z. Xue, L. Zhang, and Z. Zou. A multi-function conversion technique for vehicle-to-grid
183 applications. *Energies* **2015**, 8, 7638–7653.
- 184 3. J. Millan, P. Godignon, X. Perpinya, A. Perez-Tomas, and J. Rebollo. A survey of wide band gap power
185 semiconductor devices. *IEEE Trans. Power Electron.* **2013**, 5, 2155–2163.
- 186 4. A. Lidow, J. Strydom, M. de Rooij, and D. Reusch. GaN Transistors for Efficient Power Conversion. 2nd
187 ed., California, Wiley, 2015.
- 188 5. B. Ozpineci and L. Tolbert. Smaller, faster, tougher. *IEEE Spectrum*. **2011**, vol. 48, 10.
- 189 6. J. J. W. Kolar, U. Drofenik, J. Biela, M. L. Heldwein, H. Ertl, T. Friedli, and S. D. Round. PWM converter
190 power density barriers. *Power Conversion Conf. - Nagoya*, 9-29, 2007.
- 191 7. X. Mao, R. Ayyanar, and H. K. Krishnamurthy. Optimal variable switching frequency scheme for reducing
192 switching loss in single-phase inverters based on time-domain ripple analysis. *IEEE Trans. Power Electron.*
193 **2009**, 4, 991–1001.
- 194 8. Igoniye, W., Horsfall, O., Taylor-Harry, S. Experimental Analysis of Exclusive or Phase Locked Loop (PLL).
195 *International Journal of Applied and Natural Sciences (IJANS)*. **2016**, 45-52.
- 196 9. R. Burkart, H. Uemura, and J. Kolar. Optimal Inductor Design for 3-Phase Voltage-Source PWM Converters
197 Considering Different Magnetic Materials and a Wide Switching Frequency Range. *Int. Power Electron.*
198 *Conf. (ECCE Asia)*, 891-898, 2014.
- 199 10. M. Sippola, Developments for the high frequency power transformer design and implementation. Ph.D.
200 Thesis, Helsinki University of Technology Applied Electronics Laboratory, 2003.
- 201 11. A. Bento. Toroid Inductor Development for a SiC DC-DC Converter up to 150kW , based on Finite Element
202 Method. MSc. Thesis, Instituto Politecnico de Lisboa, 2015.
- 203 12. H. C. Sartori, F. Beltrame, M. L. Martins, J. E. Baggio, and J. R. Pinheiro. Evaluation of an Optimal Design
204 for a Single-Phase Boost PFC Converter (CCM) Considering Different Magnetic Materials. 2013 Brazilian
205 Power Electronics Conference. 1304–1310, 2013.
- 206 13. Best, R. E. Phase locked loops Design, Simulation and Applications McGraw-Hill Professional, 2007.

- 207 14. Golestan, S., Freijedo, F. D, Guerrero, J. M. Dynamics Assessment of Advanced Single-Phase PLL
208 Structures. IEEE Trans. Ind. Electron. textbf2013 vol. 60, 2167-2176.
- 209 15. Freijedo, F. D., Doval-Gandoy, J., Lopez, O., Cabaleiro, J. Robust phase locked loops optimized for DSP
210 implementation in power quality applications. 2008 34th Annual Conference of IEEE Industrial Electronics.
211 3052-3057, 2008.
- 212 16. Comanescu, M. Influence of the discretization method on the integration accuracy of observers with
213 continuous feedback. 2011 IEEE International Symposium on Industrial Electronics. 625-630, 2011.