Impact of stress in ICP-CVD SiN_x passivation films on the leakage current in AIGaN/GaN HEMTs

S.-J. Cho[⊠], X. Li, I. Guiney, K. Floros, D. Hemakumara,

D.J. Wallis, C. Humphreys and I.G. Thayne

The impact of the stress in room temperature inductively coupled plasma chemical vapour deposited (ICP-CVD) SiN_x surface passivation layers on off-state drain ($I_{\text{DS-off}}$) and gate leakage currents (I_{GS}) in AlGaN/GaN high electron mobility transistors (HEMTs) is reported. $I_{\text{DS-off}}$ and I_{GS} in 2 µm gate length devices were reduced by up to four orders of magnitude to ~10 pA/mm using a compressively stressed bilayer SiN_x passivation scheme. In addition, $I_{\text{onf}}/I_{\text{off}}$ of ~10¹¹ and sub-threshold slope of 68 mV/dec were obtained using this strain engineered surface passivation approach.

Introduction: AlGaN/GaN HEMTs are a promising candidate for power and RF electronics due to the high breakdown voltage, high electron saturation velocity and good thermal stability of the GaN-based material system [1, 2]. Off-state drain to source (I_{DS-off}) and gate leakage (I_{GS}) currents must be minimised in these devices to improve the efficiency of their power switching. To reduce leakage currents, Al₂O₃ passivation deposited by atomic layer deposition, wet chemical or plasma surface treatment before passivation and annealing after gate metal deposition have been reported [3–6]. SiN_x has been widely used for surface passivation between the transistor gate and drain and shown to be effective in reducing current collapse and DC-to-RF dispersion arising from the large density of surface states and trapped surface charge [7]. Optimisation of the properties of the SiN_x passivation film has been reported, including the impact of stress in the SiN_x film on the properties of an AlGaN/GaN HEMT by Gregušová et al. [8]. Fehlberg et al. [9] used Hall Bars to investigate the impact of stress in SiNx deposited films on the electrical transport properties of AlGaN/GaN heterostructures. To date, all reports on the impact of stressed SiN_x films have been restricted to passivation layers deposited by plasma enhanced chemical vapour deposition (PE-CVD) techniques with a maximum compressive stress of 150 MPa. Moreover, the use of SiN_x by PE-CVD as a surface passivant can result in increased I_{DS-off} and I_{GS} [10]. To mitigate these effects, in this Letter, we compare the impact of both tensile and compressive stress in the range of -1622 to +440 MPa in room temperature deposited ICP-CVD SiNx surface passivation films on AlGaN/ GaN HEMTs. A significant reduction in $I_{\text{DS-off}}$ and I_{GS} was observed for the optimally stressed films.

Fabrication process: The AlGaN/GaN heterostructure epi-layers of this study were grown on a silicon substrate by metal organic chemical vapour deposition. From the substrate, the layer structure comprised a 0.25 μ m AlN nucleation layer; a 10¹⁸ cm⁻³ carbon doped buffer layer comprising a graded 1.8 μ m AlGaN layer, followed by a 0.8 μ m GaN layer; a 0.25 μ m undoped GaN channel; a 1 nm mobility enhancing AlN interlayer; a 27 nm Al_{0.27}Ga_{0.73}N barrier and a 2 nm GaN cap layer. Transistors were fabricated by first performing an electron beam evaporation of 30/180/40/100 nm Ti/Al/Ni/Au source and drain ohmic contacts which were annealed at 770°C for 30 s in N₂, followed by a 600 nm mesa isolation etch in a SiCl₄-based plasma chemistry. Then, 2 μ m length, 20/200 nm thick Ni/Au Schottky gate contacts were defined by photolithography between the source and drain contacts. At this point, the 'unpassivated' transistor characteristics were measured on all samples.

The stress of an ICP-CVD SiN_x passivation film can be adjusted by changing the ICP and RF platen powers [11]. Initially, without any surface pre-treatments, single layers of SiN_x of various stresses were deposited on device samples described above as shown schematically in Fig. 1*a*. The stress in the films of Table 1 was determined when deposited on silicon substrates. With the exception of films (I and V) in Table 1, referred to elsewhere as 'conventional SiN_x ', all the other films (II to IV of Table 1) cracked or delaminated; an example is shown in Fig. 2*a*. It was discovered that this situation could be overcome by first depositing 70 nm SiN_x films using process (I) in Table 1 followed by the higher stress films [(II) to (V) of Table 1]. 'A typical bilayer' films are shown in Figs. 1*b* and 2*b*.



Fig. 1 Cross-section of surface passivation

a 'High' stressed single layer surface passivation

 $b\,$ 'High/conventional' stressed bilayer surface passivation

Table 1: Stress conditions and type of SiN_x

Ref.	ICP power, W	Platen power, W	Chamber pressure, mT	Stress, MPa	Refractive index
(I)	200	0	5	-280 (compressive)	2.01
(II)	200	4	5	-616 (compressive)	1.99
(III)	300	4	5	-1163 (compressive)	1.93
(IV)	300	8	5	-1622 (compressive)	1.89
(V)	300	0	7	+ 440 (tensile)	1.72



Fig. 2 SEM image of surface passivation

a 'High' stressed single layer surface passivation

b 'High/conventional' stressed bilayer surface passivation

Measurement results and discussion: Fig. 3 shows room temperature electron mobility (μ_n) and carrier concentration (n_s) as a function of various stress of SiN_x bilayer as determined by Van der Pauw test structure measurement. Electron mobility is increased and carrier concentration is decreased as a consequence of highly compressive stress of SiN_x. This suggests either highly compressive stress of SiN_x passivation schemes have reduction of net positive charge effect at the GaN surface and/or the presence of fixed positive charge in the SiN_x films [12].



Fig. 3 *Room temperature Van der Pauw evaluation a* Stress–electron mobility by various passivation schemes *b* Stress–carrier concentration by various passivation schemes

Fig. 4*a* shows semi-log scale $I_{\rm DS}-V_{\rm GS}$ and $I_{\rm GS}-V_{\rm GS}$ characteristics for the single and bilayer passivation schemes and are compared with unpassivated devices. The incorporation of passivations (I) + (II) and (I) + (V) result in three orders of magnitude increase in $I_{\rm DS-off}$ and $I_{\rm GS}$, when compared to unpassivated devices which have leakage currents of order 10 nA/mm. In contrast, devices with passivation (I) + (IV) have around four orders of magnitude reduction in $I_{\rm DS-off}$ and $I_{\rm G}$, when compared to unpassivated devices. Devices with passivation (I) + (IV) demonstrated $I_{\rm on}/I_{\rm off}$ ratio of ~10¹¹ and subthreshold slope of 68 mV/dec. Fig. 4*b* shows reverse Schottky gate leakage comparison

ELECTRONICS LETTERS 26th July 2018 Vol. 54 No. 15 pp. 947–949

of unpassivated and various stressed SiNx surface passivation schemes. The rank of Schottky reverse bias leakage is same as IGS leakage of Fig. 4a. Figs. 5a and b, respectively, show the $I_{DS}-V_{DS}$ three terminal offstate leakage current and $I_{GS}-V_{DS}$ lateral isolated leakage current (I_{buffer}) characteristics for the various passivation schemes. These clearly show the bilayer passivation (I) + (IV) is optimal in reducing these contributors to device leakage current.



Fig. 4 Semi-log scale off-state and gate leakage comparison of unpassivated and various stressed SiN_x surface passivation schemes

a $I_{\rm DS}$ - $V_{\rm GS}$ and $I_{\rm GS}$ - $V_{\rm GS}$ comparison ($W_{\rm G}$ = 100 µm, $L_{\rm GS}$ = 2 µm, $L_{\rm G}$ = 2 µm, $L_{\rm CD} = 7 \, \mu m$

b Reverse Schottky gate leakage comparison



Fig. 5 Semi-log scale off-state and lateral isolated leakage comparison of unpassivated and various stressed SiN_x surface passivation schemes $a~I_{\rm DS}-V_{\rm DS}$ and $I_{\rm GS}-V_{\rm DS}$ off-state leakage current characteristics ($W_{\rm G}$ = 100 µm, $L_{\rm GS}$ = 2 µm, $L_{\rm G}$ = 2 µm, $L_{\rm GD}$ = 7 µm) b~ Lateral isolated leakage current characteristics

Conclusion: In this Letter, the impact of stress in ICP-CVD SiNx surface passivation layers deposited at room temperature on $I_{\text{DS-off}}$ and I_{GS} in AlGaN/GaN HEMTs is assessed. The use of a bilayer SiN_x passivation scheme comprising 70 nm 280 MPa compressively strained film followed by a 150 nm 1.6 GPa compressively strained layer resulted in IDS-off and IGS reduction by up to four orders of magnitude when compared to unpassivated devices and up to seven orders of magnitude in comparison with devices with a single 70 nm 280 MPa compressively strained passivation layer. I_{DS-off} and I_{GS} of ~10 pA/mm, I_{on}/I_{off} of $\sim 10^{11}$ and subthreshold slope of 68 mV/dec are obtained using the optimal process.

Acknowledgments: The authors acknowledge financial support from the Engineering and Physics Sciences Research Council (EPSRC) under EP/K014471/1 (Silicon Compatible GaN Power Electronics).

This is an open access article published by the IET under the Creative Commons Attribution License (http://creativecommons.org/licenses/ bv/3.0/)

Submitted: 5 April 2018 E-first: 15 June 2018 doi: 10.1049/el.2018.1097

One or more of the Figures in this Letter are available in colour online.

S.-J. Cho, X. Li, K. Floros, D. Hemakumara and I.G. Thayne (School of Engineering, University of Glasgow, Glasgow G12 8LT, United Kingdom)

E-mail: Sung-Jin.Cho@glasgow.ac.uk

I. Guiney, D.J. Wallis and C. Humphreys (Department of Materials Science & Metallurgy, University of Cambridge, Cambridge CB3 OFS, United Kingdom)

References

- 1 Mishra, U.K., Parikh, P., and Wu, Y.F.: 'Algan/GaN HEMTs-An overview of device operation and applications', Proc. IEEE, 2002, 90, (6), pp. 1022-1031, doi: 10.1109/JPROC.2002.1021567
- Zhiqun, Y.C., Yang, Z., Tang, C.W., et al.: 'High-temperature operation of AlGaN/GaN HEMTs direct-coupled FET logic (DCFL) integrated circuits', Electron Device Lett., 2007, 28, (5), pp. 102-104, doi: 10.1109/LED.2007.895391
- Liu, Z.H., Ng, G.I., Zhou, H., et al.: 'Reduced surface leakage current 3 and trapping effects in AlGaN/GaN high electron mobility transistors on silicon with SiN/Al2O3 passivation', Appl. Phys. Lett., 2011, 98, (113506), pp. 1-3, doi: http://dx.doi.org/10.1063/1.3567927
- Ganguly, S., Verma, J., Hu, Z., et al.: 'Performance enhancement of 4 InAlN/GaN HEMTs by KOH surface treatment', Appl. Phys. Exp., 2014, 7, (034102), pp. 1-3, doi: https://doi.org/10.7567/APEX.7. 034102
- Lee, N.H., Lee, M.S., Choi, W.J., et al.: 'Effects of various surface treat-5 ments on gate leakage, subthreshold slope, and current collapse in AlGaN/GaN high-electron-mobility transistors', Jpn. J. Appl. Phys., 2014, 53, (04EF10), pp. 1-5, doi: https://doi.org/10.7567/JJAP.53. 04EF10
- Lu, X., Jiang, H., Liu, C., et al.: 'Off-state leakage current reduction in 6 AlGaN/ GaN high electron mobility transistors by combining surface treatment and post-gate annealing', Semicond. Sci. Technol., 2016, 31, (055019), pp. 1-7, doi: https://doi.org/10.1088/ 0268-1242/31/5/ 055019
- 7 Cho, S.J., Wang, C., and Kim, N.Y.: 'Effects of double passivation for optimize DC properties in gamma-gate AlGaN/GaN high electron mobility transistor by plasma enhanced chemical vapor deposition', Thin Solid Films, 2012, 520, (13), pp. 4455-4458, doi: http:// dx.doi.org/10.1016/j.tsf.2012.02.055
- 8 Gregušová, D., Bernát, J., Držík, M., et al.: 'Influence of passivation induced stress on the performance of AlGaN/GaN HEMTs', Phys. Stat. Sol. C, 2005, 2, (7), pp. 2619-2622, doi: 10.1002/ pssc.200461350
- Fehlberg, T.B., Milne, J.S., Umana-Membreno, G.A., et al.: 'Transport studies of AlGaN/GaN heterostructures of different Al mole fractions with variable SiN_x passivation stress', Trans. Electron Devices., 2011, 58, (8), pp. 2589-2596, doi: 10.1109/TED.2011.2154333
- Hua, M., Liu, C., Yang, S., et al.: 'GaN-based metal-insulatorsemiconductor high-electron-mobility transistors using low-pressure chemical vapor deposition SiNx as gate dielectric', Electron Device Lett., 2015, 36, (5), pp. 448-450, doi: 10.1109/ LED.2015.2409878
- Zhou, H., Elgaid, K., Wilkinson, C., et al.: 'Low-hydrogen-content 11 silicon nitride deposited at room temperature by inductively coupled plasma deposition', Jpn. J. Appl. Phys., 2006, 45, (10B), pp. 8388-8392, doi: https://doi.org/10.1143/JJAP.45.8388
- 12 Vetury, R., Zhang, N.Q., Keller, S., et al.: 'The impact of surface states on the DC and RF characteristics of AlGaN/GaN HFETs', Trans. Electron Devices, 2001, 48, (3), pp. 560-566, doi: 10.1109/ 16.906451