# 1.2V, 1.96mW @ 2.4GHz CMOS-90nm Switched-Transconductor Mixer 

Alberto Villegas, Diego Váquez and Adoración Rueda<br>Instituto de Microelectrónica de Sevilla - Centro Nacional de Microelectrónica<br>Consejo Superior de Investigaciones Científicas (IMSE-CNM-CSIC) / Universidad de Sevilla<br>C/ Américo Vespucio s/n-41092- Sevilla - Spain<br>\{villegas, dgarcia, rueda\}@imse-cnm.csic.es


#### Abstract

This paper presents the design of a fully differential double balanced switched transconductor mixer for ZigBee applications in the 2.4 GHz band. It provides programmable conversion gain by using an active load stage. The design includes RF and LO input matching networks. It has been implemented in a 90 nm 1P9M CMOS process. Post-layout simulations show conversion gains of $12 \mathrm{~dB} / 20 \mathrm{~dB}$, NF of $18.9 \mathrm{~dB} / 18.1 \mathrm{~dB}$ and power consumption of $4.1 \mathrm{~mW} / 4.4 \mathrm{~mW}$ at high and low gain mode respectively from a 1.2 V power supply. It also offers very good linearity performance.


## I. Introduction

Mixers are one of the main blocks in RF systems performing the necessary frequency translation. The Gilberttype mixer has been widely used because of its advantages in terms of gain, noise, port-to-port isolation, linearity, etc [1]. However, it has important limitations in other aspects that make them not suitable for LV-LP applications. Among other issues, the Gilbert Cell requires stacked transistors operating in the saturation region and large LO (Local Oscillator) swings. These aspects limit the required voltage supply, power consumption and output swing. Several techniques have been proposed to overcome such limitations [2]-[4]. For example, the folded structured method [2] reduces the number of stacked transistors allowing lower supply voltages. However, because this method requires more current to flow, power consumption is similar to the conventional Gilbert structure. In [3], low voltage operation using an LC tank is reported; large output swing is achieved at the cost of large are overhead.

The switched transconductor mixer topology [6] has been proposed as an alternative to the Gilbert one. They have similar performance in terms of conversion gain and linearity. However, the switched transconductor mixer achieves lower noise figure at high LO frequencies and allows lower voltage operation.

In this paper, a low voltage low power fully differential double balanced mixer with programmable gain is presented. It is intended for ZigBee applications in the 2.4 GHz band [5]. Low-Voltage and Low Power operation are achieved by
exploiting switches connected to the supply voltage and RF transistors in the weak inversion. On the other hand, the fully differential and double balanced topology guarantees good port isolation and linearity.

The paper is organized as follows. Section II reviews briefly the basis of the switched transconductor mixer. Section III describes the design of the proposed mixer intended for ZigBee applications in the 2.4 GHz band. Section IV shows experimental results from the extracted layout. Finally, some conclusions are given in Section V.

## II. SWITCHED TRANSCONDUCTOR MIXER

Figure 1 shows the simplified scheme of the mixer core. Two NMOS differential pairs biased at voltage $V_{B}$ act as transconductors (represented with transconductances $\mathrm{g}_{\mathrm{m} 1}$ and $\mathrm{g}_{\mathrm{m} 2}$ in the figure). Two anti-phase driven CMOS inverters are used to turn on/off the corresponding transconductor accordingly to the anti-phase LO and XLO signals. Notice that the scheme is suitable for low voltage operation while large output swing can be achieved because stacked transistors are avoided.


Figure 1. Double balanced switching-transconductor mixer

Assuming matched transconductors and instantaneous ideal switching, $\mathrm{g}_{\mathrm{m} 1} / \mathrm{g}_{\mathrm{m} 2}$ is on/off or off/on. Thus, either $I_{o l}$ or $I_{o 2}$ is equal to $I_{B}+g_{m} V_{R F}$ (where $I_{B}$ is the current through the on transistors and $g_{m}$ their equivalent transconductance at the bias point) and the other current is zero, just as in the Gilbert mixer. So, the differential conversion gain can then be expressed as,

$$
\begin{equation*}
G C \approx \frac{2}{\pi} \quad g_{m} \quad R_{L} \tag{1}
\end{equation*}
$$

In terms of thermal noise, the contribution of the transconductance devices is roughly the same as in the Gilbert mixer topology at equal conversion transconductance. This makes sense, as either $g_{m 1}$ or $g_{m 2}$ is active, alternately producing (uncorrelated) thermal noise with a variance proportional to $\mathrm{g}_{\mathrm{m}}$. However, there is a significant difference if we consider the noise contribution of the switch devices (inverters). In the proposed topology, the noise current generated by the switches is in common mode, because the two MOS transistors from one transconductor pair are working at the same state. Then the noise is expected to be cancelled by the differential outputs. The approximate SSB NF (Single Side Band Noise Figure) is given aprox. by [6],

$$
\begin{equation*}
N F_{S S B}=\frac{\alpha}{c^{2}}+\frac{2\left(\gamma+r_{g} \quad g_{m}\right) g_{m} \alpha+\frac{l}{R_{L}}}{c^{2} g_{m}{ }^{2} R_{S}} \tag{2}
\end{equation*}
$$

where the $\alpha$ and c are LO related parameters, $\gamma, \mathrm{r}_{\mathrm{g}}$ and $\mathrm{g}_{\mathrm{m}}$ denote the noise factor, gate resistance and transconductance respectively and $\mathrm{R}_{\mathrm{s}}$ is the resistance of the signal source used for noise figure evaluation (usually $50 \Omega$ ).

## III. THE PROPOSED MIXER DESIGN

In this section, the design of a mixer based on the scheme in Figure 1 and intended for ZigBee applications in the 2.4 GHz band using a 90 nm CMOS technology and 1.2 V of voltage supply is described. An intermediate frequency $\mathrm{f}_{\mathrm{IF}}$ equal to 2.5 MHz has been chosen as a good compromise between image rejection requirements and channel selection filter specifications (cut-off frequency and selectivity). In order to maximize the transferred signal from the balun to the circuit, the mixer should have $50 \Omega$ input single ended impedance. An RLC network has been used. In this configuration, the resistance $\mathrm{R}_{\mathrm{g}}$ generates the real part, inductor $\mathrm{L}_{\mathrm{g}}$ and the capacitor $\mathrm{C}_{\mathrm{gs}}$ form a tank resonating at 2.4 GHz . Figure 7 shows the $\mathrm{S}_{11}$ curve of the mixer. The input return loss is below $-20 \mathrm{~dB} @ 2.4 \mathrm{GHz}$.

Figure 2 shows the schematic of the proposed mixer including input matching networks at LO and RF ports. The switching inverters are composed by transistors M1-M4 and the RF transconductance stages by $\mathrm{M}_{5}-\mathrm{M}_{8}$. The output load corresponds to a common mode feedback structure composed by resistors $R_{L}$, transistors $M_{9}-M_{10}$ and the current source $I_{b}$, that is used to set the common mode voltage. Power consumption is directly related to the size and bias voltage of the transconductance transistors $\left(\mathrm{M}_{5}-\mathrm{M}_{8}\right)$. From this point of view, it is desired to keep them in weak inversion. This way, large output swing can also be achieved even for low voltage supply. On the other hand, the W/L ratio of such transistors should be large in order to obtain high conversion gain. These circumstances are desirable from the power point of view, but this is not the case for thermal noise [7].


Figure 2. Double balanced switched implemented transconductor mixer

Thus, the W/L of $\mathrm{M}_{5}-\mathrm{M}_{8}$ transistors must be chosen based on a tradeoff between power consumption and noise. Moreover, the RF input matching network modifies the conversion gain described in (1). Namely, it can be shown that the conversion gain now becomes,

$$
\begin{equation*}
G C \approx \frac{2}{\pi} \frac{g_{m} R_{L}}{C_{g s} R_{g} \omega_{o}} \tag{3}
\end{equation*}
$$

The LO signals are coupled to the LO input of the mixer by RLC narrowband networks resonating at 2.4 GHz . As can be seen in Figure 2, two scaled CMOS inverters in cascade are used to drive the LO signal. This way, at the output of the buffer inverters, the signal results in trapezium waveforms, with 1.2 V amplitude, as shown in Figure 3. Nevertheless, the switches can be directly driven by antiphase sinewave signals, without an additional LO buffer, but in this case, the conversion gain is degraded. Figure 4 shows the comparison of the simulated conversion gain when input matching and LO buffers are used and when the sinewave signals are directly driven to the switches. It can be seen that the input matching and the buffer increases the conversion gain. Moreover, the LO buffer reestablishes the LO levels, keeping the conversion gain in 20 dB when the LO amplitude is decreased.

The choice of the ratio $\mathrm{W}_{\mathrm{P}} / \mathrm{W}_{\mathrm{N}}$ of the switch transistors affects the ratio between the ON- and OFF-switching time and common-mode output currents. As PMOS transistors have mobility roughly two times lower approximately, $\mathrm{W}_{\mathrm{P}} / \mathrm{W}_{\mathrm{N}}$ is chosen to be around two. If the switch width decreases, keeping $\mathrm{W}_{\mathrm{P}} / \mathrm{W}_{\mathrm{N}}=2$, the conversion gain results in a gradual degradation, as shown in Figure 5. The final decision was $\mathrm{W}_{\mathrm{N}} / \mathrm{L}_{\mathrm{N}}=25 \mathrm{u} / 0.24 \mathrm{u}$ and $W_{P} / L_{P}=50 u / 0.24 u$

The ZigBee standard imposes that the system should work properly for input signal power from -20 dBm to -85 dBm . In order to relax the variable gain amplifier specifications and reduce the overall noise in the whole receiver, the mixer was designed with two gain modes; 12 dB for $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ and 20 dB for $R_{L}=12 k \Omega$.

The common-mode current is absorbed by the two PMOS load transistors, allowing for more conversion gain. The current source $\mathrm{I}_{\mathrm{b}}$ shifts the common-mode output voltage to near 0.6 V . This current source is adapted to the gain mode, in order to maintain the output common mode voltage around 0.6 V when the gain is changed.

The selected element sizes and dimensions are listed in Table I.

Mixer design has been performed under the Cadence ${ }^{\circledR}$ Design Framework II environment using SpectreRF simulator. Figure 6 shows the $\mathrm{S}_{11}$ curve of the mixer. The input return loss is below $-20 \mathrm{~dB} @ 2.4 \mathrm{GHz}$. Noise Figure (NF) results are shown in Figure 7 ; values at 2.5 MHz are 18.1 dB at high gain and 18.9 dB at low gain mode. As expected from (9), NF is higher in the low gain mode because the load resistor is smaller. Input third order intercept point IIP $_{3}$ is set at RF frequency of 2.4025 GHz and 2.4035 GHz with 1 MHz separated. Figure 8 shows the output power of fundamental and 3rd-order inter-modulation. . IIP3 is determined to be -3.1 dBm and -3.5 dBm while $\mathrm{P}_{\mathrm{ldB}}$ is 11.6 dBm and -10.5 dBm at low and high gain respectively.

TABLE I. Device sizes and dimensions

| $\mathbf{M}_{1,3}$ <br> $(\mu \mathbf{m})$ | $\mathbf{M}_{2,4}$ <br> $(\mu \mathbf{m})$ | $\mathbf{M}_{5-8}$ <br> $(\mu \mathbf{m})$ | $\mathbf{M}_{9,10}$ <br> $(\mu \mathbf{m})$ | $\mathbf{R}_{\mathbf{L}}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{V}_{\mathbf{B}}$ <br> $(\mathbf{V})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $50 / 0.24$ | $25 / 0.24$ | $160 / 0.24$ | $52.8 / 0.24$ | $1-12$ | 0.5 |
| $\mathbf{R}_{\mathbf{g}}$ <br> $(\Omega)$ | $\mathbf{L}_{\mathbf{g}}$ <br> $(\mathbf{n H})$ | $\mathbf{C}_{\mathbf{g s}}$ <br> $\mathbf{( p F )}$ | $\mathbf{R}_{\mathbf{L o}}$ <br> $(\Omega)$ | $\mathbf{L}_{\mathbf{L O}}$ <br> $(\mathbf{n H})$ | $\mathbf{C}_{\mathbf{L O}}$ <br> $(\mathbf{p F})$ |
| 51 | 2.13 | 1.60 | 17 | 2.13 | 1.85 |



Figure 3. Waveform at the output of the LO buffer inverters


Figure 4. Simulated Conversion Gain versus LO amplitude with and without input matching and LO buffer $\left(\mathrm{R}_{\mathrm{L}}=12 \mathrm{~K} \Omega\right)$


Figure 5. Simulated conversion gain as a function of swicth width (keeping $\mathrm{Wp} / \mathrm{Wn}=2, \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \Omega$ )


Figure 6. $\mathrm{S}_{11}$ simulation results for the two gain mode


Figure 7. NF simulation results for the two gain mode


Figure 8. Simulated IF output power versus RF power.

## IV. IC Implementation and Measurements

Figure 9 shows a photograph of the implemented mixer. The total core silicon area including on-chip matching networks is $1005 \times 855 \mu \mathrm{~m} 2$, while the power consumption is 4.1 mW and 4.4 mW in low and high mode gain respectively (it includes the bias circuitry, LO buffers and ESD circuit protection). The mixer core consumes 1.96 mW in both cases because the transconductance stages and the input and output common mode voltage remain identical when the gain mode is changed. Nevertheless, the current $\mathrm{I}_{\mathrm{b}}$ is increased at low gain mode, in order to maintain the output common mode voltage around 0.6 V . For this reason, power consumption is higher in the low gain mode.

The chip has been measured via on-wafer probing of RF and LO ports through G-S-G-S-G probes using baluns for single to differential conversion at the input signals. A differential probe was used to measure the differential output voltage. Figure 10 shows the block diagram of the measure setup. HP8664A and HP81134A signal generators have been used to generate the required RF and LO signals at the 2.4 GHz band. The differential output signal is converted to single in order to be measured using the HP8562E Spectrum Analyzer. Despite the experimental inaccuracies, it can be concluded that the mixer has the expected 12 dB and 20 dB conversion gain at low and high gain modes respectively. Figure 11 shows the output signal spectrum for an input single tone at 2.4025 GHz and a power of -26 dBm . LO is centered at 2.4 GHz and the mixer is programmed in high gain mode.

In order to evaluate the linearity of the mixer, measurements with two input tones separate 1 MHz at 2.4025 GHz and 2.4035 GHz have been carried out. Figure 12 shows the output signal spectrum for high gain mode and LO at 2.4 GHz . The two input tones after mixing operation are situated at 2.5 MHz and 3.5 MHz while the $3^{\text {rd }}$-order intermodulation tones are at 1.5 MHz and 4.5 MHz . As it is shown in Figure 12, the intermodulation tones present attenuation with respect the desired tones of 50 dB approximately.


Figure 9. Layout of the designed mixer


Figure 10. Measure Setup Block Diagram

TABLE II. Performance summary and comparison to other CMOS mixers

| Ref | CMOS <br> Process | RF Frequency <br> [GHz] | IF Frequency <br> [MHz] | CG <br> [dB] | NF <br> [dB] | IIP3 <br> [dBm] | Power <br> [mW] | Chip size <br> [mm $]$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $[8]$ | $0.18 \mu \mathrm{~m}$ | 2.4 | 0 | 15.6 | 6.9 | 1.5 | 7.6 | N.A. |
| $[9]$ | $0.18 \mu \mathrm{~m}$ | 2.4 | 1 | $13^{\dagger}$ | $18^{\dagger}$ | $-1^{\dagger}$ | $7.2^{\dagger}$ | 0.67 |
| $[10]$ | $0.13 \mu \mathrm{~m}$ | 2.4 | 60 | $15.7^{\dagger}$ | $15.7^{\dagger}$ | $-9^{\dagger}$ | $0.5^{\dagger}$ | 0.8 |
| $[11]$ | $0.18 \mu \mathrm{~m}$ | 2.4 | 1 | 16 | 12.9 | 1 | 8.1 | 0.32 |
| This <br> work | 90 nm | 2.4 | 2.5 | $12 / 20^{* \dagger}$ | $18.9 / 18.1^{*}$ | $-3.1 /-3.5^{*}$ | $4.4 / 4.1^{* \dagger}$ <br> $(1.96$ core $)$ | 0.85 |



Figure 11. Output Signal Spectrum spectrum for an input single tone at 2.4025 GHz and a power of -26 dBm


Figure 12. IM3 Test for $\mathrm{f}_{1}=2.4025 \mathrm{GHz}$ and $\mathrm{f}_{2}=2.4035 \mathrm{GHz}$

## V. Conclusions

A low voltage and low power switched transconductor mixer in a 90 nm CMOS process has been presented. RF and LO input matching networks are included in order to be measured using on- wafer probing. Two possible gains of 12 dB and 20 dB can be set by programming the load resistor. LO signals are driven by CMOS buffer inverters to avoid conversion gain degradation. The RF stage operates in weak inversion for low power consumption; it is 4.1 mW and 4.4 mW at high and low gain mode respectively from a 1.2 V power
supply, but the core cell only takes 1.96 mW . Simulation and experimental results show a very good performance in terms of linearity and noise when compared to other mixers in the literature.

## ACKNOWLEDGMENTS

This work has been founded in part by the EC through the project SR2 - Short Range Radio (Catrene European project 2A105SR2 and Avanza I+D Spanish project TSI-020400-2008-71), the Spanish Government under project TEC200768072/MIC and the Spanish Regional Government of Junta de Andalucía under the project ACATEX (P09-TIC-5386).

## REFERENCES

[1] B. Gilbert, "The MICROMIXER: A highly linear variant of the Gilbert mixer using a bisymmetric class-AB input stage," IEEE J. Solid-State Circuits, vol. 32, no. 9, pp. 1412-1423, Sept. 1997.
[2] H. H. Hsieh and L. H. Lu, "Design of ultra-low-voltage RF frontends with complementary current-reused architectures," IEEE Trans. Microw. Theory Tech., vol. 55, no. 7, pp. 1445-1458, Jul. 2007.
[3] C. C. Tang, W. S. Lu, L. D. Van, and W. S. Feng, "A 2.4 GHz CMOS down-conversion doubly balanced mixer with low supply voltage," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2001, vol. 4, pp. 794-797.
[4] J.-D. Chen, Z.-M. Lin and J.-S. Row, "A 2-GHz low-power downconversion mixer in 0.18- _CMOStechnology," IEICE Trans. Electron., vol. E91-C, no. 1, pp. 64-71, Jan. 2008.
[5] Wireless Medium Access control (MAC) and Physical Layer (PHY) Specifications for Low-Rate Wireless Personal Area Network (LRWPANs), IEEE 802.15.4, October 2003.
[6] Eric A. M. Klumperink, Simon M. Louwsma, Gerard J. M. Wienk and Bram Nauta, "A CMOS Switched Transcondutor Mixer", IEEE Journal of Solid-Stated Circuits, vol. 39, no. 8, pp. 1321-1240, August, 2004.
[7] L. K. Meng, N. C. Yong, Y. K. Seng, and D. M. Anh, "A 2.4 GHz ultra low power subthreshold CMOS low-noise amplifier," Microw. Opt. Technol. Lett., vol. 49, no. 4, pp. 743-744, Apr. 2007.
[8] Mitra Gilasar,"A 2.4 GHz 1.8 CMOS Sub-Harmonic Mixer with Inherent Harmonic Rejection", 2010 Int. Conf. of Intelligent System, Modelling and Simulations, Liverpool, UK.
[9] Chun Geik Tan, "A High-Performance Low-Power CMOS DoubleBalanced IQ Down-Conversion Mixer for $2.45-\mathrm{GHz}$ ISM Band Applications", IEEE Radio Frequency Integrated Circuits Symposium, pp. 457-460, 2003.
[10] Hanil Lee and Saeed Mohammadi, "A $500 \mu \mathrm{~W} 2.4 \mathrm{GHz}$ CMOS Subthresold Mixer for ultra low power Applications", 2007 IEEE RadioFrequency Integrated Circuit Symposium.
[11] V. Vidojkovic, J. van der Tang, A.L. Leeuwenburgh, A. van Roermund,"A Low-Voltage Folded-Switching Mixer in $0.18 \mu \mathrm{~m}$ CMOS," IEEE Journal of Solid-State Circuits, vol. 40, no. 6, pp. 12591264, Jun. 2005.

