APPLIED COMPUTATION THEORY GROUP

THE VLSI OPTIMALITY OF THE AKS SORTING NETWORK

BILARDI, GIANFRANCO PREPARATA, FRANCO P.

APPROVED FOR PUBLIC RELEASE. DISTRIBUTION UNLIMITED.

REPORT R-1008

UILU-ENG 84-2202

UNIVERSITY OF ILLINOIS AT URBANA-CHAMPAIGN

Unclassified

•

SECURITY CLASSIFICATION OF THIS PAGE

				REPORT DOCUM	ENTATION PAG	E		
1a REPORT SECURITY CLASSIFICATION Unclassified					15. RESTRICTIVE MARKINGS None			
2. SECURITY CLASSIFICATION AUTHORITY				3. DISTRIBUTION/AVAILABILITY OF REPORT Approved for public release, distribution unlimited.				
N/A 25. DECLASSIFICATION/DOWNGRADING SCHEDULE N/A								
								4. PERFOR
R-ro	Dort # 100	9. IITT	IL-ENC 94	-2202 . 107 16	N	1.		
R-report # 1008; UILU-ENG 84-2202; ACT-46					N/A			
Coordinated Science				(If applicable)	Joint Services Electronics Program			
Laboratory, Univ. of Illinois N/A								
6c. ADDRESS (City, State and ZIP Code)					76. ADDRESS (City.	State and ZIP Code	,	
1101 W. Springfield Avenue					800 N. Quinc	y Street		
Urbana,	IL 61801	L			Arlington, V.	A		
-								
8a. NAME OF FUNDING/SPONSORING ORGANIZATION 8b. OFFICE SYMBOL (If applicable) Joint Services Electronics N/A					9. PROCUREMENT	NSTRUMENT IDE	NTIFICATION	NUMBER
					Contract N00014-79-C-0424			
	SS (City, State a	nd ZIP Co	de)	-	10. SOURCE OF FUNDING NOS.			
800 N.	Quincy St.				PROGRAM PROJECT TASK WORK UNIT			
Arlington, VA					ELEMENT NO.	NO.	NO.	NO.
					A. S. Sandar			
of the AKS Sorting Network					N/A	N/A	N/A	N/A
	NAL AUTHORIS				1			
			Prepara	ata, Franco P.				
		ico ano						
13a TYPE C	OF HEFOHI	1961	136. TIME	OVERED	14. DATE OF REPOR	AT (Yr., Mo., Day)	15. PAGE	COUNT
13a TYPE	OF REFORT		FROM	OVERED TO	14. DATE OF REPOR February 1		15. PAGE	
	MENTARY NO	TATION						
16. SUPPLE		TATION						
16. SUPPLE	MENTARY NO			TO	February 1	984	11	L
16. SUPPLE N/A 17.	MENTARY NO	ODES	FROM	TO	February 1	984 cressary and identify	by block numbe	r,)
16. SUPPLE	MENTARY NO	ODES		TO	February 1	984 cressary and identify	by block numbe	r,)
16. SUPPLE N/A 17.	MENTARY NO	ODES	FROM	TO	February 1	984 cressary and identify	by block numbe	r,)
16. SUPPLE N/A 17. FIELD	COSATI C GROUP	ODES SUE	FROM	TO	February 1	984 cressary and identify	by block numbe	r,)
16. SUPPLE N/A 17. FIELD 19. ABSTRA A	COSATI C GROUP ACT (Continue o VLSI imple	SUE SUE meverse ij ementat	FROM	18. SUBJECT TERMS (C Sorting network d identify by block number given for the sor	February 1	984 ecessary and identify exity, optim proposed by	Ajtai, Kon	ntworks
16. SUPPLE N/A 17. FIELD 19. ABSTRA A Szemere	COSATI C GROUP ACT (Continue o VLSI imple edi, which	SUE SUE m reverse in ementat can be	FROM	18. SUBJECT TERMS (C Sorting network d identify by block number given for the son at in O(n ²) area	February 1	984 exity, optime proposed by 0(logn) time	Ajtai, Kon	ntworks
16. SUPPLE N/A 17. FIELD 19. ABSTRA A Szemere	COSATI C GROUP ACT (Continue o VLSI imple edi, which	SUE SUE m reverse in ementat can be	FROM	18. SUBJECT TERMS (C Sorting network d identify by block number given for the sor	February 1	984 exity, optime proposed by 0(logn) time	Ajtai, Kon	ntworks
16. SUPPLE N/A 17. FIELD 19. ABSTRA A Szemere	COSATI C GROUP ACT (Continue o VLSI imple edi, which	SUE SUE m reverse in ementat can be	FROM	18. SUBJECT TERMS (C Sorting network d identify by block number given for the son at in O(n ²) area	February 1	984 exity, optime proposed by 0(logn) time	Ajtai, Kon	ntworks
16. SUPPLE N/A 17. FIELD 19. ABSTRA A Szemere	COSATI C GROUP ACT (Continue o VLSI imple edi, which	SUE SUE m reverse in ementat can be	FROM	18. SUBJECT TERMS (C Sorting network d identify by block number given for the son at in O(n ²) area	February 1	984 exity, optime proposed by 0(logn) time	Ajtai, Kon	ntworks
16. SUPPLE N/A 17. FIELD 19. ABSTRA A Szemere	COSATI C GROUP ACT (Continue o VLSI imple edi, which	SUE SUE m reverse in ementat can be	FROM	18. SUBJECT TERMS (C Sorting network d identify by block number given for the son at in O(n ²) area	February 1	984 exity, optime proposed by 0(logn) time	Ajtai, Kon	ntworks
16. SUPPLE N/A 17. FIELD 19. ABSTRA A Szemere	COSATI C GROUP ACT (Continue o VLSI imple edi, which	SUE SUE m reverse in ementat can be	FROM	18. SUBJECT TERMS (C Sorting network d identify by block number given for the son at in O(n ²) area	February 1	984 exity, optime proposed by 0(logn) time	Ajtai, Kon	ntworks
16. SUPPLE N/A 17. FIELD 19. ABSTRA A Szemere	COSATI C GROUP ACT (Continue o VLSI imple edi, which	SUE SUE m reverse in ementat can be	FROM	18. SUBJECT TERMS (C Sorting network d identify by block number given for the son at in O(n ²) area	February 1	984 exity, optime proposed by 0(logn) time	Ajtai, Kon	ntworks
16. SUPPLE N/A 17. FIELD 19. ABSTRA A Szemere	COSATI C GROUP ACT (Continue o VLSI imple edi, which	SUE SUE m reverse in ementat can be	FROM	18. SUBJECT TERMS (C Sorting network d identify by block number given for the son at in O(n ²) area	February 1	984 exity, optime proposed by 0(logn) time	Ajtai, Kon	ntworks
16. SUPPLE N/A 17. FIELD 19. ABSTRA A Szemere	COSATI C GROUP ACT (Continue o VLSI imple edi, which	SUE SUE m reverse in ementat can be	FROM	18. SUBJECT TERMS (C Sorting network d identify by block number given for the son at in O(n ²) area	February 1	984 exity, optime proposed by 0(logn) time	Ajtai, Kon	ntworks
16. SUPPLE N/A 17. FIELD 19. ABSTRA A Szemere	COSATI C GROUP ACT (Continue o VLSI imple edi, which	SUE SUE m reverse in ementat can be	FROM	18. SUBJECT TERMS (C Sorting network didentify by block number given for the son at in O(n ²) area	February 1	984 exity, optime proposed by 0(logn) time	Ajtai, Kon	ntworks
16. SUPPLE N/A 17. FIELD 19. ABSTRA A Szemere	COSATI C GROUP ACT (Continue o VLSI imple edi, which	SUE SUE m reverse in ementat can be	FROM	18. SUBJECT TERMS (C Sorting network didentify by block number given for the son at in O(n ²) area	February 1	984 exity, optime proposed by 0(logn) time	Ajtai, Kon	ntworks
16. SUPPLE N/A 17. FIELD 19. ABSTRA A Szemere is opti	COSATI C GROUP ACT (Continue o VLSI imple edi, which imal under	SUE SUE meverse in ementat can be the (s	FROM	18. SUBJECT TERMS (C Sorting network d identify by block number given for the son it in O(n ²) area bus) VLSI model (February 1	984 exity, optim proposed by O(logn) time	Ajtai, Kon	ntworks
16. SUPPLE N/A 17. FIELD 19. ABSTRA A Szemere is opti	COSATI C GROUP ACT (Continue o VLSI imple edi, which imal under	SODES SUE mentat can be the (s	FROM	18. SUBJECT TERMS (C Sorting network d identify by block number given for the son at in O(n) area bus) VLSI model (C CT	February 1	984 cressary and identify exity, optim proposed by O(logn) time	Ajtai, Kon	ntworks
16. SUPPLE N/A 17. FIELD 19. ABSTRA A Szemere is opti	COSATI C GROUP ACT (Continue o VLSI imple edi, which imal under	SODES SUE mentat can be the (s	FROM	18. SUBJECT TERMS (C Sorting network d identify by block number given for the son it in O(n ²) area bus) VLSI model (February 1	984 cressary and identify exity, optim proposed by O(logn) time	Ajtai, Kon	ntworks
16. SUPPLE N/A 17. FIELD 19. ABSTRA A Szemere is opti 20. DISTRIC	COSATI C GROUP ACT (Continue o VLSI imple edi, which imal under	SODES SUE mentat can be the (s the (s	FROM B. GR. Con is ge laid ou synchrono OF ABSTRA ME AS RPT.	18. SUBJECT TERMS (C Sorting network d identify by block number given for the son at in O(n) area bus) VLSI model (C CT	February 1 Continue on reverse if ne cs, VLSI comple cr r, r, r, r, r, r, r, r, r, r	984 cressary and identify exity, optim proposed by O(logn) time	Ajtai, Kon	etworks
16. SUPPLE N/A 17. FIELD 19. A6STRA A Szemere is opti 20. DISTRIC	COSATI C GROUP ACT (Continue o VLSI imple edi, which imal under	SODES SUE mentat can be the (s the (s	FROM B. GR. Con is ge laid ou synchrono OF ABSTRA ME AS RPT.	18. SUBJECT TERMS (C Sorting network d identify by block number given for the son at in O(n) area bus) VLSI model (C CT	February 1 Continue on reverse if ne cs, VLSI comple r, rting network and works in of computation 21. ABSTRACT SECU Unclassif	984 cressary and identify exity, optim proposed by O(logn) time	Ajtai, Kon Ajtai, Kon . This pe	etworks

SECURITY CLASSIFICATION OF THIS FACE

THE VLSI OPTIMALITY OF THE AKS SORTING NETWORK

G. Bilardi and F. P. Preparata Coordinated Science Laboratory University of Illinois at Urbana-Champaign

Introduction

Ajtai, Komlos, and Szemeredi [1] recently proposed a sorting network (referred to hereafter as the <u>AKS network</u>), of O(nlogn) comparators and O(logn) depth. Their construction is of great theoretical interest, for it shows that O(nlogn) comparisons suffice to sort n elements, even under the constraint that comparisons be nonadaptively executed in O(logn) parallel stages. At present, the AKS network appears not suitable for practical implementations, due to the large value of the constants; however, improvements are conceivable that could make the network more attractive for real-world applications.

It is therefore natural to ask what is the performance of the AKS network in the synchronous <u>VLSI model of computation</u> which has been proposed [2] to capture the essential features of planar very large scale integration as a computing environment.

In this model it is known that any chip capable of sorting n words of length $q = (1+\alpha)\log n$, with $\alpha > 0$, must satisfy the relationship $AT^2 = \Omega(n^2 \log^2 n)$, where A is the <u>chip area</u>, and T is the <u>computation time</u>. This lower bound has been originally obtained by Thompson [2] under the <u>word local</u> restriction (all the bits of the same word enter the circuit at the same input port). Recently Leighton [3] has shown that the lower bound holds valid even for non-word-local designs.

This work has been supported in part by the Joint Services Electronics Program under Contract N00014-79-C-0424 and by the IBM Predoctoral Fellowship Program.

Many designs of VLSI sorters have already been proposed (see Thompson [4] for a survey). We mention here the ones that achieve minimum area $A = \theta(n^2 \log^2 n/T^2)$ at their computation time T:

- the mesh-connected [1,5,6] bitonic sorter [7], for $T = O(\sqrt{n})$.
- the <u>pleated-cube-connected-cycles</u> (PCCC) [8] also implementing bitonic sorting for T in the range $[\Omega(\log^3 n), O(\sqrt{n \log n})]$.
- a hybrid architecture based on the <u>cube-connected-cycles</u> and the <u>orthogonal trees</u> interconnections [9], which implements the <u>enumeration sorting schemes</u> of [10], and works in minimum computation time T = O(logn).
- a hybrid architecture consisting of <u>orthogonal trees</u> and <u>permuter</u> networks [3], which implements a generalization of the <u>even-odd sort</u> [7], and also works in time T = O(logn).

It is then interesting to see how the AKS algorithm, which is radically different from any other known sorting paradigm, compares with more classical sorting methods in the VLSI environment, where the heaviest demand of resources usually comes from communication, rather than from computing requirements, so that a small number of processing elements does not necessarily imply a good performance.

In this note we show that the AKS sorting network can indeed be laid out in area $A = O(n^2)$, while maintaining an $O(\log n)$ computation time, thereby establishing its optimality in the VLSI model of computation.

Layout of the AKS Network

The original description [1] of the AKS network (with n inputs) is given in terms of an n-node graph G = (V,E), whose nodes are registers, and whose edges are comparators. The set of edges E is partitioned as $E = E_1 \cup E_2 \cup \ldots \cup E_N$, where each of the E_s 's is a (possibly partial) matching on V, and N < β logn for some (very large) constant β . Since each E_s (s = 1,...,N) is a (possibly partial) matching, all of its comparators can be simultaneously active. Thus the AKS sorting algorithm can be described as follows: begin for s:= 1 to N

> for all $(x,y) \in E_s$, and x < y pardo (R(x),R(y)) := (min(R(x),R(y)),max(R(x),R(y)))

end


where R(x) is the content of the register associated with node x.

Since the embedding of a graph in a planar grid requires nodes of bounded degree, we shall modify the original description as follows. According to a scheme described by Knuth [11], we consider n lines that run parallel, say, to the horizontal axis. On line r (r = 1,2,...,n) there will be N processors P[r,1],...,P[r,N], whose capability will be specified below. For each s = 1,2,...,N, and for each (x,y) $\in E_s$, we connect processors P[x,s] and P[y,s] by a vertical line. Such vertical line supports the execution of the comparison-exchange $(R(x),R(y)) := (\min(R(x),R(y)),\max(R(x),R(y)))$, where R(x) and R(y) are respectively the operands stored in P[x,s] and P[y,s]. Once the comparison-exchanges specified by E_s have been executed, the results will be forwarded on each line (that is, from P[x,s] to P[x,s+1], x = 1,...,n).

This basic layout can be further specified by selecting the degree of parallelism of the operand transmission. Due to the amenability to pipelined operation, the q-bit operands are fed in bit-serial fashion starting with the most significant bit and each processor is equipped with a serial comparator. In each comparator, as long as the two inputs agree, they are transmitted to the next processor on the same line. As soon as a bit discrepancy is detected, a switch is set and, from then on, the remaining substrings of each of the operands will follow a fixed path independently of their value.

Thus we have ensured that the AKS network works in $T = O(\log n+q) = O(\log n)$ time, and we turn our attention to the layout area. We first observe that both the horizontal, and the vertical lines are of O(1) width. It is then simple to conclude that the height of the entire layout is O(n). On the other hand, any matching of n lines can be easily laid out in (at most) n/2vertical tracks of constant width, by using a track for each edge of the matching. Since there are N = $O(\log n)$ matchings to be cascaded in the AKS network, it is readily proved that $O(n\log n)$ width, and therefore $O(n^2 \log n)$ area, suffices for the layout. A closer analysis however, reveals that many of the matchings E_1, \ldots, E_N are such that many edges can be laid out, without overlap, in the same vertical track, yielding the conclusion that the bound for the area can be lowered to $O(n^2)$.

To establish this claim we introduce the following top-down description of the layout of the AKS network. The layout could be analyzed as the assembly of suitable simpler building blocks, whose hierarchy is illustrated in Figure 1. Each of these building blocks will now be described in detail, in a top-down fashion.



- Figure 1. Hierarchy of building blocks of the AKS network. The depth is expressed as the length of the cascade of blocks of the immediately lower level.
- (1) The AKS network on n = 2^d inputs is the cascade of (1+3d) stages, called <u>cherry stages</u>, and denoted by S₀, S₁₁, S₁₂, S₁₃,..., S_{d1}, S_{d2}, S_{d3} (Figure 2).




Figure 2. The AKS network on 2^d input is the cascade of (1+3d) cherry stages.

(2) To each cherry stage S_{t,h} (t = 1,...,d; h = 1,2,3) there corresponds a <u>partition</u> P_{t,h} of the integers (lines) 1,2,...,n. Although the assignment of the integers to the partition blocks is too complicated to be repeated here (the reader is referred to [1]), what is important now are the properties of P_{t,h} that are relevant to the layout. Specifically, P_{t,h} consists of the following (disjoint) blocks:

$$P_{t1} = P_{t3} = \{T_t(2i,j): i = 0,1,..., \lfloor (t-1)/2 \rfloor; j = 1,2,...,2^{2i}\}$$

$$P_{t2} = \{T_t(2i-1),j): i = 1,2,..., \lfloor t/2 \rfloor; j = 1,2,...,2^{2i-1}\} \cup \{T_t(-1,0)\}.$$

2:

To stage S_0 there corresponds the trivial partition P_0 consisting of one block only.

If we now define as span(T) the smallest interval of $\{1, \ldots, n\}$ containing $T \subseteq \{1, \ldots, n\}$, we have the following properties:

- (1) For given t and i, and $j' \neq j$, span $(T_t(i,j)) \cap span(T_t(i,j')) = \phi$.
- (2) $|\operatorname{span}(T_i(i,j))| \leq n/2^i$ for every t and j.
- (3) $|T_t(i,j)| \leq \gamma n/2^i A^{i-t}$ for every j, where γ and $A = 2^a > 1$ are constants.

The lines numbered by the integers in a block $T_t(i,j)$ are involved in a network of comparators called an n-nearsorter (see Figure 3). Properties (1) and (2) show that for any fixed t and i, all n-nearsorters corresponding to $\{T_t(i,j) : j = 1,2,...,2^i\}$ can be laid out in the same vertical strip as shown in Figure 3. Moreover, all nearsorters in the same cherry stage can operate in parallel (indeed, no two share a line).




Figure 3. Typical <u>cherry stages</u> S_{t1} and S_{t2} (t is even in the figure). The region labelled T_t(i,j) correspond to the layout of an n-nearsorter.

(3) An n-NEARSORTER, corresponding to block $T_t(i,j)$, has the structure of a full binary tree of depth $\log_2 \frac{1}{n}$. Each node of this tree is a network of comparators, called an ε -HALVER (see (4)), encompassing an interval of lines (Figure 4). If $m = |T_t(i,j)|$, then the root encompasses m lines; if a node v of the tree encompasses s lines, then its two offsprings encompass each (approximately) s/2 lines.




Figure 4. An n-NEARSORTER is a full binary tree of ε -HALVERS.

(4) An ε -HALVER stage on m lines (with $\varepsilon < n/(\log 1/n)$) consists of the cascade of c (where c is a function of ε , but is independent of m) <u>one-factor stages</u> (matching stages). (When the network is viewed as a graph G = (V,E), i.e. when each line is shrunk to a single node, the ε -HALVER becomes an expander graph on the set of nodes on which its edges are incident.) (See Figure 5.)




Figure 5. An ε -HALVER is a cascade of a constant number of <u>one-factors</u>.

(5) Finally a one-factor stage on m lines is a <u>matching</u> between the lower and the upper half of these lines, and it is a subset of exactly one of the sets {E_s: s = 1,...,N} introduced earlier. (See Figure 6.)




Figure 6. A <u>one-factor</u> is a matching between the top and the bottom half of lines.

Now we proceed, bottom-up, to analyze the area of the network.

- (i) A <u>one-factor</u> stage on m lines can be laid out in O(m) length, by allocating a vertical track for each of the m/2 edges. The height of the layout will be proportional to the distance between the topmost and the bottommost of the input lines.
- (ii) An ε -HALVER has a length of O(cm); c is the valence of the ε -HALVER.
- (iii) An <u>n-NEARSORTER</u> has a length also of O(cm), since the length of the ε -HALVERS decreases geometrically with the level.
- (iv) We now subdivide the layout into vertical slabs, with slab(t,i) containing the nearsorter on sets T_t(i,j) for all suitable values of j. (There are in fact two identical copies of T_t(i,j) when i is even, but this will only affect constant factors.) From point (iii) and property (3) it immediately follows that

 $\ell(t,i) \stackrel{\Delta}{=} \text{length of slab}(t,i) \leq \gamma 2^{-i} A^{i-t}$

Then, the total length l can be obtained by summing l(t,i) over all the vertical slabs:

 $\ell = \sum_{i=0}^{d} \sum_{i=0}^{t} \ell(t,i) = \sum_{i=0}^{d} \sum_{i=0}^{d} \ell(t,i)$ $= \sum_{i=0}^{d} \sum_{i=0}^{d} \ell(1/A)^{t-i} \leq \frac{2\gamma}{1-(1/A)} n.$

In conclusion A = height × length = $O(n) \times O(n) = O(n^2)$ as claimed.

References

- M. Aitai, J. Komlos, E. Szemeredi, "An O(NlogN) Sorting Network," Proc. 15th SIGACT, Boston, MA, April 1983, pp. 1-9.
- 2. C. D. Thompson, <u>A Complexity Theory for VLSI</u>, Ph. D. Thesis, Computer Science Department, Carnegie-Mellon Univ., Aug. 1980.
- 3. F. T. Leighton, "Tight Bounds on the Complexity of Parallel Sorting," <u>Proc. 16th SIGACT</u>, Washington, D.C., April 1984.
- C. D. Thompson, "The VLSI Complexity of Sorting", <u>IEEE Trans. Comp.</u>, vol. C-32, no. 12, Dec. 1983.
- C. D. Thompson and H. T. Kung, "Sorting on a Mesh Connected Computer," <u>Comm. of ACM</u>, vol. 20, no. 4, pp. 263-271, April 1977.
- D. Nassimi and S. Sahni, "Bitonic Sort on a Mesh-Connected Parallel Computer," <u>IEEE Trans. on Computers</u>, vol. C-28, no. 1, pp. 2-7, Jan. 1979.
- K. E. Batcher, "Sorting Networks and Their Applications," Proc. AFIPS Spring Joint Computer Conference, vol. 32, pp. 307-314, April 1968.
- G. Bilardi, F. P. Preparata, "A VLSI Optimal Architecture for Bitonic Sorting," Proc. 7th Conf. on Information Sciences and Systems, The Johns Hopkins University, Baltimore, MD, (March 1983); pp. 1-5.
- G. Bilardi, F. P. Preparata, "A Minimum Area VLSI Architecture for O(logn) Time Sorting," Proc. 16th SIGACT, Washington, D. C., April 1984.
- F. P. Preparata, "New Parallel Sorting Schemes," <u>IEEE Trans. Comput.</u>, vol. C-27, no. 7, pp. 669-673, July 1978.
- D. E. Knuth, <u>The Art of Computer Programming: Sorting and Searching</u>, Vol. 3, Reading, MA: Addison-Wesley 1973.

Keywords: VLSI complexity, area-time trade-off, sorting networks, optimal algorithms, parallel computation.

Keywords: VLSI complexity, area-time trade-off, sorting networks,

optimal algorithms, parallel computation.