

MATRIX SWITCHES AND ERROR CORRECTING CODES FROM BLOCK DESIGNS

Lalit Rai Bahl

REPORT R-314 AUGUST, 1966

1

Î

1

1

This work was supported in part by the Joint Services Electronics Program (U.S. Army, U.S. Navy, and U.S. Air Force) under Contract DA 28 043 AMC 00073(E); and in part by the Nation Science Foundation under Grant NSF GK-690.

1

1

Reproduction of this report in whole or in part is permitted for any purpose of the United States Government.

Distribution of this report is unlimited. Qualified requesters may obtain copies of this report from DDC.

MATRIX SWITCHES AND ERROR CORRECTING CODES FROM BLOCK DESIGNS

Lalit Rai Bahl

Abstract

Methods of obtaining matrix switches from block designs have been formulated by Singleton and Neumann. The first part of this report extends Singleton's method for designing unipolar switches to the design of bipolar switches. A new class of low noise switches is obtained by permutation of the winding matrix of noiseless switches and it is shown how these new switches are related to block designs.

The latter part of this report is concerned with methods of obtaining error detecting and error correcting codes from block designs. Some of these codes are found to be optimal.

ACKNOWLEDGMENT

I wish to express my gratitude to Professor R. T. Chien for his guidance, invaluable advice and suggestions throughout the period of research for this report. Thanks are extended to Mrs. Divona Keel for her preparation of this manuscript.

1

1

1

TABLE OF CONTENTS

1

Ĩ

1

1

1

1

ļ

1

1

1

I

I

1

1

٩

l

		Page
1.	INTRODUCTION	1
2.	BALANCED BLOCK DESIGNS AND NOISELESS SWITCHES	5
	<pre>2.1 Design of Switches Based on Balanced Block Designs 2.2 General Design</pre>	6 14
3.	PARTIALLY BALANCED BLOCK DESIGNS AND LOW NOISE SWITCHES	18
	 3.1 Design of Switches Based on p.b.i.b. (2) Designs 3.2 General Design	21 25 27
4.	BLOCK DESIGNS AND ERROR CORRECTING CODES	31
APPE	ENDIX	38
LIST	T OF REFERENCES	41

1. INTRODUCTION

Addressing is a significant problem in the design of random access magnetic memory core systems used in computers. Coincident current techniques for addressing are well known and widely used. In these systems the selected magnetic core is energized by the coincidence of currents in one horizontal and one vertical driver. In such systems each driver must provide a considerable amount of power and be bidirectional.

To avoid the need for high power drivers, load sharing matrix switches are used, in which the combined power output of a large number of drivers is received by the selected core. Such switches are noiseless if all the cores other than the selected core receive no excitation. The obvious advantage of such switches is that the power requirements of the drivers is greatly reduced. Moreover, such switches will continue to function even if a few drivers fail. However, these advantages are obtained at the cost of a more complex wiring system for the cores. In small memories, the matrix switch itself may be used for storage of information. In larger arrays, output windings on the cores of the matrix switches can be used to generate the read and write pulses for a coincident current magnetic memory array.

Recently a number of papers have appeared on the subject of load sharing matrix switches. Designs for noiseless switches have been suggested by Constantine [1], Marcus [2] and Chien [3]. The design of matrix switches using block designs has been studied by Singleton [4], Neumann [5], Minnick and Haynes [6].

In Chapter 2 the design of noiseless switches based on balanced block designs is discussed. The method of design of unipolar switches suggested by Singleton is extended to the design of bipolar switches also.

In Chapter 3, partially balanced block designs are used to design low noise matrix switches. Again, some of the material is due to Singleton. A new class of low noise switches is obtained by permuting the winding matrix in a particular manner. The connection between these switches and block designs is discussed. This part of the work appears to be original.

The connection between orthogonal matrices, error correcting codes, and matrix switches has been studied by Chien [7]. Bose and Shrikhande [8] have pointed out the connection between orthogonal Hadamard matrices, block designs and error correcting codes. The approach used in the above mentioned papers is generalized and extended to obtaining codes from block designs in Chapter 4. In some cases the codes are found to be optimal and meet the Plotkin [9] bound.

<u>Switch Notation</u>: A magnetic matrix switch is described by its winding matrix $W = [w_{ij}]$, its input matrix $C^r = [c_{ij}^r]$ for the read operation and its input matrix $C^w = [c_{ij}^{w}]$ for the write operation. The winding matrix for a switch with v outputs and b inputs (excluding the bias input) is given by a v-by-(b+1) matrix. The magnitude of w_{ij} represents the number of turns of the jth input wire on the ith core, the sign of w_{ij} represents the direction of the winding. The (b+1)th input is for bias. In practice there may be two bias wires, one for read and one for write if the read and write bias are unequal. Sometimes it may be possible to get rid of the bias wires completely. The patterns used as read inputs are arranged

as the columns of the (b+1)-by-v read input matrix C^r . For most of the switches discussed here, the first b rows contain only 0 and \pm 1, i.e. all the input drivers are assumed to have a current output of unity. The final row contains the entries for the bias level which may be different from 0 and \pm 1. The v-by-v read output matrix is given by $X^r = [x_{ij}^r] = W.C^r$ where x_{ij}^r is the excitation of the ith core by the jth input pattern during the read operation. Similarly the write output matrix is given by $X^w = [x_{ij}^w] = W.C^w$.

A switch is unipolar if C^r and C^W have only nonnegative entires in their first b rows, and is bipolar if they contain negative entries also. The input drivers of a unipolar switch are unidirectional whereas the drivers of a bipolar switch are bidirectional.

A matrix switch is noiseless if for any input pattern used, only one output is excited, i.e. the read operation is noiseless if $X^{r} = pI$ and the write operation is noiseless if $X^{W} = -qI$ where I is the v-by-v identity matrix.

A switch is load sharing if a number of small inputs combine to give a large output. The load sharing factor is the ratio of the total output of the selected core to the output obtained if only one input driver was excited. If W contains only 0's and \pm 1's then the load sharing factor is given by

$$p = \sum_{j=1}^{\infty} w_{ij} c_{ji}$$

The efficiency of a noiseless switch is defined as

$$\eta = \frac{\left| \sum w_{ij} c_{ji} \right|}{\sum \left| w_{ij} c_{ji} \right|}$$

where $c_{ji} = c_{ji}^{r}$ for the read operation and $c_{ji} = c_{ji}^{w}$ for the write operation.

2. BALANCED BLOCK DESIGNS AND NOISELESS SWITCHES

In a balanced incomplete block design we have v objects arranged in b blocks, each block containing k distinct objects. Each object occurs r times and each pair of objects occur together in λ blocks.

Elementary conditions for the existence of a (v,k,r,b,λ) balanced block design are

- i) vr = bk
- ii) $\lambda(v-1) = r(k-1)$.

As a consequence of these conditions $b \ge v$. If b = v, k = r, we have a symmetric design, the first condition is satisfied immediately and the second reduces to $k(k-1) = \lambda(v-1)$.

Generally the above conditions are not sufficient for the existence of designs. Known existence theorems are discussed by Mann [10] and Hall [11].

A balanced incomplete block design is conveniently represented by its b-by-v incidence matrix $S = [s_{ij}]$

> s_{ij} = 1 if the ith block contains the jth element = 0 if the ith block does not contain the jth element.

Each row contains k ones and each column contains r ones.

b

$$\Sigma s_{ja} s_{jd} = r$$
 if $a = d$
 $= \lambda$ if $a \neq d$.

Therefore the product (S)^T.S = $(r-\lambda)I + \lambda U$ where U is a v-by-v matrix of all ones.

The complement of a (v,k,r,b,λ) design is obtained by replacing ones by zeros and zeros by ones in S. This gives the incidence matrix $S^{C} = [s_{ij}^{C}]$ of a $(v,v-k,b-r,b,b+\lambda-2r)$ balanced block design, and

$$\sum_{j=1}^{b} s_{ja}^{c} s_{jd}^{c} = b-r \quad \text{if } a=d$$
$$= b+\lambda -2r \quad \text{if } a\neq d$$

Therefore,

$$(S^{c})^{T} \cdot S^{c} = (r - \lambda)I + (b + \lambda - 2r)U$$

Also

$$\sum_{j=1}^{b} s_{ja} s_{jd} = \sum_{j=1}^{b} s_{ja} s_{jd}^{c} = 0 \quad \text{if } a = d$$
$$= (r-\lambda) \text{ if } a \neq d$$

Therefore

$$(S^{c})^{T} \cdot S = (S)^{T} \cdot S^{c} = -(r-\lambda)I + (r-\lambda)U$$

2.1 Design of Switches Based on Balanced Block Designs

The design procedure used here is the one used by Singleton [4] for unipolar switches. The design procedure is extended to bipolar switches. In type I switches all input windings are in the same direction. Type II switches have core windings in both directions.

2.1.1 Type I Switch

a) Unipolar

$$W = \begin{pmatrix} s \\ u \end{pmatrix}^{T}$$

where u is a row of ones and represents the bias winding.

$$C^{\mathbf{r}} = \begin{pmatrix} S \\ au \end{pmatrix}$$
$$C^{\mathbf{W}} = \begin{pmatrix} S^{\mathbf{c}} \\ du \end{pmatrix}$$

$$X^{r} = (S)^{T} \cdot S + aU = (r-\lambda)I + (\lambda+a)U.$$

Putting the bias level $a = -\lambda$ gives

 $x^r = (r - \lambda)I$

making the read operation noiseless.

Load sharing factor for read operation = $p_r = (r-\lambda)$.

Read efficiency $\eta_r = \frac{r-\lambda}{r+\lambda}$

$$X^{W} = (S)^{T} \cdot S^{C} + dU = -(r-\lambda)I + (r-\lambda+d)U.$$

Putting the bias level $d = \lambda - r$ gives

 $X^W = -(r - \lambda)I$

making the write operation noiseless.

Load sharing factor for write operation = $p_w = (r - \lambda)$.

Write efficiency $\eta_w = \frac{r-\lambda}{r-\lambda} = 1$.

Such a switch has b + 2 inputs and v outputs. Two bias windings are required since $a \neq d \neq 0$.

b) Bipolar

1

1

$$W = \begin{pmatrix} S \\ u \end{pmatrix}^{T}$$

$$C^{T} = \begin{pmatrix} S - S^{C} \\ au \end{pmatrix}$$

$$C^{W} = -C^{T}$$

$$X^{T} = (S)^{T} \cdot S - (S)^{T} \cdot S^{C} + aU$$

$$= 2(r - \lambda)I + (2\lambda - r + a)U$$

Putting bias level $a = r - 2\lambda$ gives

 $x^r = 2(r-\lambda)I$

Load sharing factor $p_r = 2(r-\lambda)$.

Read efficiency $\eta_r = \frac{2(r-\lambda)}{r+|r-2\lambda|}$.

If
$$r \ge 2\lambda$$
 $\eta_r = 1$
 $r < 2\lambda$ $\eta_r = \frac{r-\lambda}{\lambda}$

Since

Ĵ

1

1

1

1

1

1

1

1

1

 $C^{W} = -C^{r}, X^{W} = -X^{r} = -2(r-\lambda)I$

and write efficiency $\eta_w=\eta_r$. If $r=2\lambda$, a=0 and no bias winding is required.


2.1.2 Example of Type I Switch

This switch is based on the (4,2,3,6,1) balanced block design.

				-	
	1	1	0	0	
	0	0	1	1	
S =	1	0	1	0	
4	0	1	0	1	
	1	0	0	1	
	0	1	1	0	
5 M 12 3					1

Unipolar switch

$$W = \begin{pmatrix} S \\ u \end{pmatrix}^{T} = \begin{bmatrix} 1 & 0 & 1 & 0 & 1 & 0 & 1 \\ 1 & 0 & 0 & 1 & 0 & 1 & 1 \\ 0 & 1 & 1 & 0 & 0 & 1 & 1 \\ 0 & 1 & 0 & 1 & 1 & 0 & 1 \end{bmatrix}$$
$$a = -\lambda = -1, \qquad d = \lambda - r = -2$$



9

The switch has six regular inputs and two bias inputs. The number of outputs is 4.

Load sharing factor $p_r = p_w = 2$. Read efficiency $\eta_r = \frac{1}{2}$. Write efficiency $\eta_w = 1$.

Bipolar switch

The W matrix is the same as for the unipolar switch

 $C^{W} = -C^{r}$

$$\mathbf{x}^{\mathbf{r}} = 4\mathbf{I} = \begin{bmatrix} 4 & 0 & 0 & 0 \\ 0 & 4 & 0 & 0 \\ 0 & 0 & 4 & 0 \\ 0 & 0 & 0 & 4 \end{bmatrix} \qquad \mathbf{x}^{\mathbf{w}} = -4\mathbf{I}$$

Load sharing factor $p_r = p_w = 4$.

Efficiency $\eta_r = \eta_w = 1$.

The switch has 7 inputs and 4 outputs.

2.1.3 Type II Switch

1

I

a) Unipolar

$$W = \begin{pmatrix} S - S^{c} \\ u \end{pmatrix}^{T}$$

$$C^{r} = \begin{pmatrix} S \\ au \end{pmatrix}$$

$$C^{w} = \begin{pmatrix} S^{c} \\ du \end{pmatrix}$$

$$X^{r} = (S)^{T} \cdot S - (S^{c})^{T} \cdot S + aU$$

$$= 2(r - \lambda)I + (2\lambda - r + a)U$$

Putting bias level $a = r - 2\lambda$ gives

$$X^{r} = 2(r-\lambda)I.$$

Load sharing factor $p_r = 2(r-\lambda)$. Efficiency $\eta_r = \frac{2(r-\lambda)}{r+|r-2\lambda|} = 1$ if $r \ge 2\lambda$, $= \frac{r-\lambda}{\lambda}$ if $r < 2\lambda$.

If $r=2\lambda$ a=0 and one bias wire can be eliminated,

 $\mathbf{X}^{W} = (\mathbf{S})^{\mathrm{T}} \cdot \mathbf{S}^{\mathrm{C}} - (\mathbf{S}^{\mathrm{C}})^{\mathrm{T}} \cdot \mathbf{S}^{\mathrm{C}} + d\mathbf{U}$ $= -2(\mathbf{r} \cdot \lambda)\mathbf{I} + (3\mathbf{r} \cdot 2\lambda \cdot \mathbf{b} + d)\mathbf{U}.$

Putting bias level d = $b+2\lambda - 3r$

$$X^{W} = -2(r-\lambda)I$$

Load sharing factor $p_w = 2(r-\lambda)$ Efficiency $\eta_w = \frac{2(r-\lambda)}{(b-r) + |b+2\lambda-3r|} = 1$ if $3r \ge b+2\lambda$ $= \frac{r-\lambda}{b+\lambda-2r}$ if $3r < b+2\lambda$

If $r=2\lambda$ or $3r = b+2\lambda$ then one of the bias windings can be eliminated since either a = 0 or d = 0. It is not possible to make both a and d zero.

> a = 0 implies $r = 2\lambda$ d = 0 implies $3r = b+2\lambda$

Then $b = 3r - 2\lambda = 2r$.

Also vr = bk and substituting b = 2r gives v = 2k.

But the condition $\lambda(v-1) = r(k-1)$ implies v = 2k-1 which is contradictory to the earlier found value for v.

This switch will have at least b+1 inputs and v outputs. It is possible to make both η_r and η_w equal to 1 if $r \ge 2\lambda$ and $3r \ge b+2\lambda$. Switches derived from (4t-1, 2t, 2t, 4t-1, t) and (4t-1, 2t-1, 2t-1, 4t-1, t-1) designs which are closely related to Hadamard matrices have this property.

b) Bipolar

1

$$W = \begin{pmatrix} S - S^{c} \\ u \end{pmatrix}^{T}$$

$$C^{T} = \begin{pmatrix} S - S^{c} \\ au \end{pmatrix}$$

$$C^{W} = -C^{T}$$

$$X^{T} = (S)^{T} \cdot S + (S^{c})^{T} \cdot S^{c} - (S)^{T} \cdot S^{c} - (S^{c})^{T} \cdot S + aU$$

$$= 4(r - \lambda)I + (b + 4\lambda - 4r + a)U$$

Putting bias level $a = -(b + 4\lambda - 4r)$

 $x^r = 4(r-\lambda)I.$

Load sharing factor $p_r = 4(r-\lambda)$. Efficiency $\eta_r = \frac{4(r-\lambda)}{b+b+4\lambda-4r} = 1$ if $b \le 4(r-\lambda)$.

$$=\frac{4(\mathbf{r}-\lambda)}{2\mathbf{b}-4(\mathbf{r}-\lambda)} \quad \text{if } \mathbf{b} > 4(\mathbf{r}-\lambda).$$

Since $C^{W} = -C^{r}$, $X^{W} = -X^{r} = -4(r-\lambda)I$, $\eta_{r} = \eta_{w}$. If $b = 4(r-\lambda) = 0$, no bias winding is required and the switch also has efficiency 1.

2.1.4 Example of Type II Switch

1

1

1

1

I

1

I

The (4,2,3,6,1) design is used again.

$$\mathbf{a} = \mathbf{r} - 2\lambda = \mathbf{1}, \ \mathbf{d} = \mathbf{b} + 2\lambda - 3\mathbf{r} = -\mathbf{1}.$$

$$\mathbf{c}^{\mathbf{r}} = \begin{bmatrix} 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 1 \\ 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 \\ 1 & 1 & 1 & 1 \end{bmatrix}, \qquad \mathbf{c}^{\mathbf{w}} = \begin{bmatrix} 0 & 0 & 1 & 1 \\ 1 & 1 & 0 & 0 \\ 0 & 1 & 0 & 1 \\ 1 & 0 & 1 & 0 \\ 1 & 0 & 0 & 1 \\ -1 & -1 & -1 & -1 \end{bmatrix}$$

$$\mathbf{x}^{\mathbf{r}} = 4\mathbf{I} = \begin{bmatrix} 4 & 0 & 0 & 0 \\ 0 & 4 & 0 & 0 \\ 0 & 0 & 4 & 0 \\ 0 & 0 & 0 & 4 \end{bmatrix}, \ \mathbf{x}^{\mathbf{w}} = -4\mathbf{I}$$

Switch has 8 inputs, 4 outputs.

Load sharing factor $p_r = p_w = 4$.

Efficiency $\eta_r = \eta_w = 1$.

Bipolar switch.

I

I

The W matrix is the same as for the unipolar switch.

 $a = -(b+4\lambda - 4r) = 2$

Load sharing factor $p_r = p_w = 8$. Efficiency $\eta_r = \eta_w = 1$.

The class of switches published by Constantine [1] are type II unipolar switches based on the block designs with parameters $(2^{p-1}, 2^{p-2}, 2^{p-1}, 2^{p-2}, 2^{p-1})$. For these designs a=1, d=-1 and the designs yield switches with 2^{p-1} outputs with 2^{p} inputs, a load sharing factor $p_r = p_w = 2^{p-1}$ and efficiency $\eta_r = \eta_w = 1$. The class of switches suggested by Marcus [2] are identified with symmetrical designs of the type $(2^{p}-1, 2^{p-1}-1, 2^{p-1$

2.2 General Design

So far only switches whose winding matrices W contain entries of 0 and \pm 1 have been discussed. A general design procedure such that W can contain other entries also is outlined here.

a) Unipolar switch

$$W = \begin{pmatrix} \alpha S & -\beta S^{C} \\ u \end{pmatrix}^{T}$$

$$C^{T} = \begin{pmatrix} S \\ au \end{pmatrix}$$

$$C^{W} = \begin{pmatrix} S^{C} \\ du \end{pmatrix}$$

$$X^{T} = \alpha (S)^{T} \cdot S - \beta (S^{C})^{T} \cdot S + aU$$

$$= (\alpha + \beta) (r - \lambda)I + (\alpha \lambda + \beta \lambda - \beta r + a)U$$

Putting bias level $a = \beta r - (\alpha + \beta)\lambda$ gives

$$X^{\mathbf{r}} = (\alpha + \beta) (\mathbf{r} - \lambda) \mathbf{I}$$

$$\Pi_{\mathbf{r}} = \frac{(\alpha + \beta) (\mathbf{r} - \lambda)}{\alpha \mathbf{r} + |\beta \mathbf{r}| - (\alpha + \beta)\lambda|} = 1 \text{ if } \beta \mathbf{r} \ge (\alpha + \beta)\lambda$$

$$= \frac{(\alpha + \beta) (\mathbf{r} - \lambda)}{(\alpha - \beta)\mathbf{r} + (\alpha + \beta)\lambda} \text{ if } \beta \mathbf{r} < (\alpha + \beta)\lambda$$

$$X^{W} = \alpha (\mathbf{S})^{\mathrm{T}} \cdot \mathbf{S}^{\mathrm{C}} - \beta (\mathbf{S}^{\mathrm{C}})^{\mathrm{T}} \cdot \mathbf{S}^{\mathrm{C}} + d\mathbf{U}$$

$$= -(\alpha + \beta) (\mathbf{r} - \lambda)\mathbf{I} + (\alpha \mathbf{r} - \alpha \lambda - \beta \mathbf{b} - \beta \lambda + 2\beta \mathbf{r} + d)\mathbf{U}$$

Putting bias level $d = \beta(b-r) - (\alpha+\beta)(r-\lambda)$,

 $X^{W} = - (\alpha + \beta) (r - \lambda) I$

$$\eta_{w} = \frac{(\alpha+\beta)(r-\lambda)}{\beta(b-r) + |\beta(b-r) - (\alpha+\beta)(r-\lambda)|}$$

If $(a+\beta)(r-\lambda) \geq \beta(b-r)$, $\eta_w = 1$.

If
$$(\alpha+\beta)(r-\lambda) < \beta(b-r)$$
, $\eta_{w} = \frac{(\alpha+\beta)(r-\lambda)}{2\beta(b-r)-(\alpha+\beta)(r-\lambda)}$

 α and β can be chosen to give either a=0 or d=0, hence getting rid of one bias winding. However, it is not possible to make both a and d zero.

a=0 gives $\beta r = (\alpha + \beta)\lambda$

d=0 gives
$$\beta b - (\alpha + \beta)r = \beta r - (\alpha + \beta)\lambda = 0$$

The necessary condition vr=bk implies

$$\beta vr = (\alpha + \beta)\lambda v$$

and $\beta bk = (\alpha + \beta)rk$.

Therefore,

$$(\alpha+\beta)(\lambda v-rk) = 0.$$

If $(\alpha+\beta) = 0$, $x^r = x^w = 0$, i.e. no output from the switch. If $\lambda v=rk$ the condition $\lambda(v-1) = r(k-1)$ implies $\lambda=r$, in which case S consists of all zeros or all ones.

Therefore, a unipolar switch based on a (v,k,r,b,λ) design will have at least (b+1) inputs and since $v \leq b$ the number of inputs is always larger than the number of outputs.

b) Bipolar switch

$$W = \begin{pmatrix} \alpha S - \beta S^{c} \\ u \end{pmatrix}^{T}$$
$$C^{r} = \begin{pmatrix} S - S^{c} \\ au \end{pmatrix}, C^{w} = -C^{r}$$

$$\mathbf{x}^{r} = \alpha(\mathbf{S})^{T} \cdot \mathbf{S} - \beta(\mathbf{S}^{c}) \cdot \mathbf{S} - \alpha(\mathbf{S})^{T} \cdot \mathbf{S}^{c} + \beta(\mathbf{S}^{c}) \cdot \mathbf{S}^{c} + \mathbf{a}\mathbf{U}$$

= $2(\alpha+\beta)(r-\lambda)I + (\beta b+2\lambda(\alpha+\beta)-r(\alpha+3\beta)+a)U$

Putting bias level a = $-(\alpha(2\lambda - r) + \beta(b+2\lambda - 3r))$.

$$X^{I} = 2(\alpha + \beta)(r - \lambda)I$$
$$X^{W} = -2(\alpha + \beta)(r - \lambda)I$$

$$\Pi_{\mathbf{r}} = \Pi_{\mathbf{w}} = \frac{2(\alpha+\beta)(\mathbf{r}-\lambda)}{\alpha\mathbf{r} + \beta(\mathbf{b}-\mathbf{r}) + \alpha(2\lambda-\mathbf{r}) + \beta(\mathbf{b}+2\lambda-3\mathbf{r})}$$

If $(\alpha(2\lambda - \mathbf{r}) + \beta(b+2\lambda - 3\mathbf{r})) \leq 0$, $\Pi_{\mathbf{r}} = \Pi_{\mathbf{w}} = 1$. If $(\alpha(2\lambda - \mathbf{r}) + \beta(b+2\lambda - 3\mathbf{r})) > 0$, $\Pi_{\mathbf{r}} = \Pi_{\mathbf{w}} = \frac{(\alpha+\beta)(\mathbf{r}-\lambda)}{\alpha\lambda+\beta(b+\lambda-2\mathbf{r})}$.

a=0 if $\alpha(2\lambda - r) = \beta(3r - b - 2\lambda)$ in which case a bias winding is not required. This can easily be achieved by putting

$$\alpha = (3r - b - 2\lambda)$$

$$\beta = (2\lambda - r).$$

Both α and β will never be zero because $\beta=0$ implies $r=2\lambda$. Since $\lambda(v-1)=r(k-1)$ we have v=2k-1. $\alpha=0$ implies b=2r. Since vr=bk we have v=2k which is contradictory to v=2k-1.

The number of inputs to a bipolar switch is b if the bias wires are eliminated. The number of outputs is v. Since $b \ge v$, the number of inputs cannot be less than the number of outputs. The bound b=v is achieved only in the case of symmetrical designs. Therefore, a unipolar switch derived from a balanced block design has at least v+l inputs for v outputs and a bipolar switch at least v inputs for v outputs. Actually, it is easily seen that no noiseless switch can have more outputs than inputs. Since X = W.Cand in a noiseless switch X = pI, the rank of X is equal to v, the number of outputs. Therefore, the ranks of W and C must also be at least v and this implies that the number of inputs must also be at least v.

.

1

(

3. PARTIALLY BALANCED BLOCK DESIGNS AND LOW NOISE SWITCHES

An incomplete block design is said to be partially balanced if it is an arrangement of v objects into b groups, each containing k < v distinct objects such that

- i) Each object appears in r groups,
- ii) Each object has n_i ith associates i = 1, 2, ...m,
- iii) Any pair of objects are ith associates for some i = 1, 2,...m,
- iv) Any two objects that are ith associates appear together in λ_{i} blocks.

If m=1, the resulting design is balanced. If m=2, designs are partially balanced with 2 associate classes. These designs have been studied extensively by Bose, Clatworthy and Shrikhande [12] and Clatworthy [13]. Designs with more than two associate classes have not been studied to any great extent.

Necessary conditions for a partially balanced incomplete block design with 2 associate classes are

- i) vr=bk,
- ii) $n_1 + n_2 = v 1$,
- iii) $n_1 \lambda_1 + n_2 \lambda_2 = r(k-1)$.

The condition $b \ge v$ which holds in the case of balanced designs is no longer true and switches with more outputs than inputs can be designed using the same techniques as were used earlier. However, such switches will not be noiseless. The incomplete block design can be represented by its incidence matrix S

$$\sum_{j=1}^{b} s_{ja} s_{jd} = r \text{ if } a=b$$

= λ_i if a≠b and the ath and bth objects are ith associates.

To facilitate notation we define the matrices $U^1 = \begin{bmatrix} u \\ jk \end{bmatrix}$ and $U^2 = \begin{bmatrix} u^2 \\ u^2 \\ jk \end{bmatrix}$ which are v-by-v matrices such that

 $u_{jk}^{1} = 1$, if the jth and kth objects are 1st associates = 0, otherwise. $u_{jk}^{2} = 1$, if the jth and kth objects are 2nd associates = 0, otherwise.

Therefore, the matrix $E = [e_{ik}] = (S)^{T} \cdot S$ has elements

 $e_{jk} = r$, if j=k = λ_i , if j=k and the jth and kth objects are ith associates i=1,2.

Hence,

$$\mathbf{E} = \mathbf{r}\mathbf{I} + \lambda_1 \mathbf{u}^1 + \lambda_2 \mathbf{u}^2.$$

The complement of a partially balanced incomplete block design with 2 associate classes (abbreviated to p.b.i.b(2) design) with parameters $(v,k,r,b,\lambda_1, \lambda_2, n_1, n_2)$ is a p.b.i.b.(2) design with parameters $(v,v-k,b-r,b,b-2r+\lambda_1,b-2r+\lambda_2,n_1,n_2)$ and if the jth and kth objects are ith associates in the original design, they are also ith associates in the complimentary design. S^c is the incidence matrix of the complimentary design and is obtained by interchanging ones and zeros in S. The matrix $F = [f_{jk}] = (S^c)^T \cdot S^c$ has elements

Hence,

$$F = (b-r)I + (b-2r+\lambda_1)U^{1} + (b-2r+\lambda_2)U^{2}.$$

The matrix $G = [g_{jk}] = (S)^{T} \cdot S^{C} = (S^{C})^{T} \cdot S$ has elements

Hence,

$$G = (r - \lambda_1) U^1 + (r - \lambda_2) U^2.$$

Since the switches based on p.b.i.b.(2) designs are not noiseless it is worthwhile to discuss the bias scheme and the method for generating the write pulse. The bias scheme depends on what sort of noise can be tolerated in the unselected cores. One possible scheme (referred to as scheme 1) is to choose the bias in such a way that only the selected core receives positive excitation, all other cores receiving zero or negative excitation. Another possible scheme (scheme 2) would be to minimize the magnitude of the excitation of the unselected cores. Scheme 2 will work satisfactorily only if the maximum positive excitation received by any unselected core is insufficient to cause it to switch from one state to the other. In both these schemes only the selected core gives an output if the B-H hysterisis loop of the cores is perfectly rectangular. Since this is not true in practice, the unselected cores will have a slight noise output. Other bias schemes may be used depending on the specifications of the particular switch.

When a read pulse is generated, only the selected core gets enough positive excitation to switch from one state to the other. Now if a bias wire provides negative excitation to all the cores, only the one previously selected will switch back to its original state, thus generating a write pulse. This method can be employed for obtaining a write pulse. Some noise output will occur in the unselected core due to the deviation of the B-H characteristic from the perfect rectangle. Alternatively the same procedure as was used in noiseless switches can be used.

3.1 Design of Switches Based on p.b.i.b.(2) Designs

- 3.1.1 Type I Switch
 - a) Unipolar

$$W = \begin{pmatrix} S \\ u \end{pmatrix}^{T}$$

$$C^{T} = \begin{pmatrix} S \\ au \end{pmatrix}$$

$$x^{T} = (S)^{T} \cdot S + aU$$

$$= (r+a)I + (\lambda_{1}+a)U^{1} + (\lambda_{2}+a)U^{2}$$

Using scheme 1 for bias and using the convention $\lambda_1 > \lambda_2$, put $a = -\lambda_1$ $X^r = (r - \lambda_1)I - (\lambda_1 - \lambda_2)U^2$ or using scheme 2, put $a = -\frac{(\lambda_1 + \lambda_2)}{2}$

$$X^{r} = (r - \frac{\lambda_{1} - \lambda_{2}}{2})I + (\frac{\lambda_{1} - \lambda_{2}}{2})U^{1} - (\frac{\lambda_{1} - \lambda_{2}}{2})U^{2}$$

Load sharing factor $p_r = (r+a)$.

If the write pulse is not generated by simply exciting a single bias

wire we can use

$$c^{W} = \begin{pmatrix} s^{c} \\ du \end{pmatrix}$$

$$x^{W} = (s)^{T} \cdot s^{c} + dU$$

$$= dI + (r - \lambda_{1} + d)U^{1} + (r - \lambda_{2} + d)U^{2}.$$

If

$$d = -(r+a)$$
$$x^{W} = -x^{r}$$

Load sharing factor $p_w = (r+a)$.

b) Bipolar

$$W = \begin{pmatrix} S \\ u \end{pmatrix}^{T}$$

$$C^{r} = \begin{pmatrix} S - S^{c} \\ au \end{pmatrix}$$

$$X^{r} = (S)^{T} \cdot S - (S)^{T} \cdot S^{c} + aU$$

$$= (r+a)I + (2\lambda_{1} - r+a)U^{1} + (2\lambda_{2} - r+a)U^{2}$$

If bias scheme 1 is employed use

 $a = -(2\lambda_1 - r).$

If bias scheme 2 is employed use

$$a = -(\lambda_1 + \lambda_2 - r).$$

$$C^{W} = -\begin{pmatrix} S - S^{C} \\ du \end{pmatrix}$$

$$X^{W} = -(r+d)I - (2\lambda_1 - r+d)U^{1} - (2\lambda_2 - r+d)U^{2}.$$

Putting d=a gives $X^{W} = -X^{r}$.

Load sharing factor = (r+a).

3.1.2 Example

These switches are based on a block design with parameters (v=12, r=4, k=6, b=8, λ_1 =2, λ_2 =0, n₁=10, n₂=1) and give 9 input (including bias) - 12

output switches.

outfut out													
S =	1	1	1	1	1	1	0	0	0	0	0	0	
	0	0	0	0	1	1	1	1	1	1	0	0	
	1	1	0	0	0	0	0	0	1	1	1	1	
	0	0	1	1	0	0	1	1	0	0	1	1	
	1	0	1	0	1	0	0	1	0	1	0	1	
	0	1	0	1	1	0	1	0	1	0	0	1	
	1	0	0	1	0	1	0	1	1	0	1	0	
	0	1	1	0	0		1	0	0	1	1	0	
For the un:	ipolar	swit	ch, u	sing	a = -	$\frac{\lambda_1+\lambda}{2}$	<u>2</u>) =	-1 we	get				
	3	1	1	1	1	1	-1	1	1	1	1	1	
x ^r =	1	3	1	1	1	1	1	-1	1	1	1	1	
x ^r =	1	1	3	1	1	1		1	-1	1	1	1	
	1	1	1	3	1	1	1		1	-1	1	1	
	1	1	1	1	3	1	1	1	1	1	-1	1	
	1	1	1	1	1	3	1	1	1	1	1	-1	
	-1	1	1	1	1	1	3	1	1	1	1	1	
	1	-1	1	1	1	1	1	3	1	1	1	1	
	1	1	-1	1	1	1	1	1	3	1	1	1	
	1	1	1	-1	1	1	1	1	1	3	1	1	
	1	1 1	1	1	-1	1	1	1	1	1	3	1 1 3	
	1	1	1	1	1	-1	1	1	1	1	1	3	
L Load a	- harin			2								-	

Load sharing factor = 3.

For the bipolar switch, using a=2,

 X^{r} (bipolar) = $2X^{r}$ (unipolar).

Load sharing factor = 6.

3.1.3 Type II Switch

a) Unipolar

$$W = \begin{pmatrix} S - S^{c} \\ u \end{pmatrix}^{T}$$

$$C^{r} = \begin{pmatrix} S \\ au \end{pmatrix}$$

$$X^{r} = (S)^{T} \cdot S - (S^{c})^{T} \cdot S + aU$$

$$= (r+a)I + (2\lambda_{1} - r+a)U^{1} + (2\lambda_{2} - r+a)U^{2}$$

which is the same as the type I bipolar switch.

Using

1

Į

$$c^{W} = \begin{pmatrix} s^{c} \\ du \end{pmatrix}$$

$$x^{W} = (s)^{T} \cdot s^{c} - (s^{c})^{T} \cdot s^{c} + du$$

$$= -(b-r-d)I - (2\lambda_{1}-3r+b-d)U^{1} - (2\lambda_{2}-3r+b-d)U^{2}.$$

Putting d = (b-2r-a) gives $X^{W} = -X^{r}$.

Load sharing factor = (r+a).

b) Bipolar

$$W = \begin{pmatrix} s - s^{c} \\ u \end{pmatrix}^{T}$$

$$C^{T} = \begin{pmatrix} s - s^{c} \\ au \end{pmatrix}$$

$$X^{T} = (b+a)I + (b-4r+4\lambda_{1}+a)U^{1} + (b-4r+4\lambda_{2}+a)U^{2}.$$

Using scheme 1 for bias

$$a = -(b-4r+4\lambda_1).$$

Using scheme 2

$$a = -(b-4r+2\lambda_{1}+2\lambda_{2}) \text{ in which case}$$

$$x^{r} = (4r-2\lambda_{1}-2\lambda_{2})I + 2(\lambda_{1}-\lambda_{2})U^{1} - 2(\lambda_{1}-\lambda_{2})U^{2}.$$

Load sharing factor = (b+a). Using $C^{W} = -C^{T}$ gives $X^{W} = -X^{T}$.

3.1.4 Example

Using the same design as was used in the previous example, the unipolar type II switch yields a switch identical to the type I bipolar switch. The type II bipolar switch using a=4 gives X^r with diagonal entries of 12 and off diagonal entries of \pm 4. Load sharing factor = 12.

3.2 General Design

As in the case of noiseless switches, a general design procedure can be formed, which offers a choice of more parameters to the designer.

a) Unipolar

$$W = \begin{pmatrix} \alpha S - \beta S^{c} \\ u \end{pmatrix}^{T}$$

$$c^{r} = \begin{pmatrix} S \\ au \end{pmatrix}$$

$$x^{r} = \alpha (S)^{T} \cdot S - \beta (S^{c})^{T} \cdot S + aU$$

$$= (\alpha r + a)I + (\alpha \lambda_{1} + \beta \lambda_{1} - \beta r + a)U^{1} + (\alpha \lambda_{2} + \beta \lambda_{2} - \beta r + a)U^{2}.$$

Using

1

I

.

$$c^{w} = \begin{pmatrix} s^{c} \\ du \end{pmatrix}$$

$$x^{w} = \alpha (s)^{T} \cdot s^{c} - \beta (s^{c})^{T} \cdot s^{c} + du$$

$$= -(\beta b - \beta r - d)I - (\alpha \lambda_{1} + \beta \lambda_{1} + \beta b - \alpha r - 2\beta r - d)u^{1}$$

$$-(\alpha \lambda_{2} + \beta \lambda_{2} + \beta b - \alpha r - 2\beta r - d)u^{2}.$$

The parameters α , β , a, d can be chosen to give the most desirable load sharing, efficiency and noise.

b) Bipolar

$$W = \begin{pmatrix} \alpha S - \beta^{c} \\ u \end{pmatrix}^{T}$$

$$C^{T} = \begin{pmatrix} S - S^{c} \\ au \end{pmatrix}$$

$$X^{T} = \alpha (S)^{T} \cdot S - \beta (S^{c})^{T} \cdot S - \alpha (S^{c})^{T} \cdot S^{c} + \beta (S^{c})^{T} \cdot S^{c} + aU$$

$$= (\beta b + \alpha r - \beta r + a)I + (\beta b - \alpha r - 3\beta r + 2\alpha\lambda_{1} + 2\beta\lambda_{1} + a)U^{1}$$

$$+ (\beta b - \alpha r - 3\beta r + 2\alpha\lambda_{2} + 2\beta\lambda_{2} + a)U^{2}$$

Using $C^{W} = -\begin{pmatrix} S-S^{C} \\ du \end{pmatrix}$, the expression for X^{W} is obtained by replacing a by d in X^{T} and changing the signs of all the terms. Again α,β,a,d can be chosen as desired. Type I and type II switches are the more interesting and special cases of the general design.

This design procedure can be generalized to any partially balanced incomplete block design with m associate classes. For such a design, necessary conditions are

- i) vr=bk
- ii) $\sum_{i=1}^{m} n_i = v-1$ where n_i is the number of ith associates of any object, m iii) $\sum_{i=1}^{m} n_i \lambda_i = r(k-1)$ where λ_i is the number of times ith associates

appear together.

For the S and S^C matrices we get the following relations.

$$(\mathbf{S})^{\mathrm{T}} \cdot \mathbf{S} = \mathbf{r}\mathbf{I} + \sum_{i=1}^{m} \lambda_{i} \mathbf{U}^{i}$$
$$(\mathbf{S}^{\mathrm{C}})^{\mathrm{T}} \cdot \mathbf{S}^{\mathrm{C}} = (\mathbf{b} - \mathbf{r})\mathbf{I} + \sum_{i=1}^{m} (\mathbf{b} - 2\mathbf{r} + \lambda_{i})\mathbf{U}^{i}$$
$$(\mathbf{S})^{\mathrm{T}} \cdot \mathbf{S}^{\mathrm{C}} = (\mathbf{S}^{\mathrm{C}})^{\mathrm{T}} \cdot \mathbf{S} = \sum_{i=1}^{m} (\mathbf{r} - \lambda_{i})\mathbf{U}^{i}$$

where Uⁱ is a v-by-v matrix such that

 $u_{jk}^{i} = 1$ if j^{th} and k^{th} objects are i^{th} associates, = 0 otherwise.


Now using the same procedure as for p.b.i.b.(2) designs, switches can be designed based on p.b.i.b.(m) designs.

3.3 A New Class of Switches

An interesting class of switches can be obtained by permuting the winding matrix of a noiseless switch in a certain manner. Let W and C^r be the winding and input matrices of a v output, b+1 input noiseless switch based on a (v,k,r,b,λ) balanced block design.

The operator P acting on any matrix A is defined as a cyclic permutation operator on the rows of the matrix. If the rows of the matrix A are $\{\alpha_1, \alpha_2, \ldots \alpha_n\}$ in that order, then the rows of P(A) are $\{\alpha_n, \alpha_1, \ldots \alpha_{n-1}\}$, the rows of P²(A) = P(P(A)) are $\{\alpha_{n-1}, \alpha_n, \alpha_1, \ldots \alpha_{n-2}\}$. Obviously Pⁿ(A) = A. The operator Q acting on any matrix A is defined as a cyclic permutation operator on the columns of the matrix. If the columns of A are $\{\beta_1, \beta_2, \ldots \beta_m\}$ in that order, the columns of Q(A) are $\{\beta_m, \beta_1, \ldots \beta_{m-1}\}$ etc. Again Q^m(A) = A.

The winding matrix W' and the read input matrix C^{r'} of the new switch are formed in the following manner:



If the first (b+1) inputs are excited, one row in each of the v W matrices on the left side of W' receive's excitation. If the second (b+1) inputs are excited, one row in each of the v permuted W matrices in W' receives excitation. However, no two rows of W' are identical, and one and only one row of W' will receive excitation simultaneously due to both sets of (b+1) inputs. If l is the load sharing factor of the original switch, the selected output will receive a total excitation of 2l units. 2(v-1)other rows of W' will receive l units of excitation each. If a noise excitation of l units is tolerable and is insufficient to cause the switching of the unselected cores, the switch can be used as it is, otherwise a bias wire can provide negative excitation to all the cores to bring the noise excitation down to an acceptable level. The write pulse can be generated simply by a bias wire or by obtaining a $C^{W'}$ matrix from the C^{W} matrix of the original switch, in a manner identical to obtaining the $C^{r'}$ matrix from the C^{r} matrix.

If we start with a n-by-n+1 noiseless switch based on a Hadamard matrix or a (4t-1,2t-1,2t-1,4t-1,t-1) balanced block design, the permuted switch has n^2 outputs for 2n+2 inputs. Noting that two of the inputs are bias inputs, switched on for all inputs selections, they can be combined into a single input, reducing the total number of inputs to 2n+1. This switch can be compared to a basic n^2 coincident current switch in which the cores are laid out in a n-by-n square with n horizontal drivers and n vertical drivers. Cores are selected by exciting one horizontal and one vertical driver. The selected core gets 2 units of excitation and 2(n-1) unselected cores get 1 unit of excitation. In the permuted switch, the selected core gets 2ℓ units of excitation and 2(n-1) cores get ℓ units of excitation. The basic switch therefore has a load sharing factor of 2 and the permuted switch has a load sharing factor of 2ℓ . If ℓ is large, the drivers for the permuted switch need have much smaller power output than the basic switch. Also, the permuted switch will function better than the basic square switch in the case of driver failure. If one driver fails in the basic square switch, the switch is inoperative because all the cores to which the defective driver is linked cannot be selected. In the permuted switch the failure of 1 driver will cause the excitation to decrease from 2& to 2&-1 units in some selected cores. If & is large, the switch will continue to function.

It can easily be shown that this switch is based on a p.b.i.b.(2) design. Consider the incidence matrix S of the original (v,k,r,b,λ)

balanced block design. Then the matrix S' where

1

1

1

1

1

I

$$S' = \begin{bmatrix} s & s & s & s & s & s & s \\ s & q(s) & q^{2}(s) & q^{2}(s) & q^{v-1}(s) \end{bmatrix}$$

is the incidence matrix of a p.b.i.b.(2) design with parameters (v',k',r', b', λ'_1 , λ'_2 , n'_1 , n'_2) where

$$v' = v^{2}$$

$$k' = kv$$

$$r' = 2r$$

$$b' = 2b$$

$$\lambda_{1}' = r + \lambda$$

$$\lambda_{2}' = 2\lambda$$

$$n_{1}' = 2(v-1)$$

$$n_{2}' = (v-1)^{2}$$

For proof of this see the appendix. This p.b.i.b.(2) design yields a v^2 output 2b+1 input switch which is exactly the same as the permuted switch with winding matrix W'.

4. BLOCK DESIGNS AND ERROR CORRECTING CODES

In the following discussion it is shown how certain binary error correcting and error detecting codes can be obtained from block designs. The reader is referred to Peterson [14] for an introduction to errorcorrecting codes.

If S is the incidence matrix of a (v,k,r,b,λ) balanced block design, then consider the columns of S $\alpha_1, \alpha_2, \ldots, \alpha_v$ to be binary code vectors of length b. The number of ones in a code vector α_i is called the weight of the vector and is denoted by $\omega(\alpha_i)$. The Hamming distance between two code words α_i and α_i is denoted by $\delta(\alpha_i, \alpha_i)$ and

$$\delta(\alpha_{i}, \alpha_{j}) = \omega(\alpha_{i}) + \omega(\alpha_{j}) - 2(\alpha_{i} \cdot \alpha_{j})$$

where (α_i, α_j) is the dot product of α_i and α_j and is therefore the number of positions simultaneously occupied by ones in both α_i and α_j .

For S we know that

$$(\alpha_{i} \cdot \alpha_{j}) = \lambda$$
 for $i \neq j$,
 $\delta(\alpha_{i}, \alpha_{j}) = r + r - 2\lambda = 2(r - \lambda)$,

i.e. the distance between any two code vectors is $2(r-\lambda)$. Therefore, the design leads to a code of minimum distance $2(r-\lambda)$, the code having v vectors of length b bits.

The complimentary matrix S^{c} is the incidence matrix of a block design with parameters (v'=v,k'=v-k,r'=b-r,b'=b, λ '=b-2r+ λ) and therefore

$$\delta(\beta_{i}, \beta_{j}) = (b-r) + (b-r) - 2(b-2r+\lambda)$$
$$= 2(r-\lambda)$$

where $\beta_1, \beta_2, \ldots \beta_v$ are the columns of S^c. Therefore, the complimentary

design also leads to a code of minimum distance $2(r-\lambda)$, the code having v vectors of length b.

Also, since

and

$$(\alpha_i, \beta_i) = 0$$

 $(\alpha_i, \beta_j) = r - \lambda$

we have

 $\delta(\alpha_{i}, \beta_{i}) = b$ $\delta(\alpha_{i}, \beta_{i}) = b-2(r-\lambda).$

If $\delta(\alpha_i, \beta_j) \ge 2(r-\lambda)$, i.e. $b \ge 4(r-\lambda)$, the columns of S and S^C form a code of 2v vectors of length b and minimum distance $2(r-\lambda)$. If $b < 4(r-\lambda)$, then the set of vectors formed by the columns of S and S^C have minimum distance $b-2(r-\lambda)$.

Example: Consider a design with parameters (4,3,3,4,2)

		-			-	1	1	-				1
		1	1	1	0			0	0	0	1	
S	=	1	1	0	1		s ^c =	0	0	1	0	
		1	0	1	1	*		0	1	0	0	
		0	1	1	1		1	1	0	0	0	
					-	7					-	L

Consider the columns of S and S^C to be the code vectors.

Since

and

$$b-2(r-\lambda) = 2$$

 $2(r-\lambda) = 2$

the columns of S and S^C taken together give a code of 8 words of length 4 and minimum distance 2. According to the Plotkin [9] bound $A(4\ell, 2\ell) \leq 8\ell$ this is an optimal code, for no code of length 4 and minimum distance 2 can have more than 8 code words. Since this code has minimum distance 2, it is capable of detecting all single errors. The error detection scheme in this case is very simple since all code words have weight one or three. A single error will change the weight to an even number. Therefore, a simple parity check circuit which calculates the weight of a received code word will indicate an error if the weight is even.

Other balanced block designs also lead to the optimal codes of 4 ℓ bits and minimum distance 2 ℓ which meet the Plotkin bound of A(4 ℓ , 2 ℓ) $\leq 8\ell$. e.g. the two complimentary designs (16,6,6,16,2) and (16,10,10,16,6) yield the same code of 32 code words, 16 bits long and minimum distance 8.

Some codes of length $4\ell - 2$ bits and minimum distance 2ℓ which meet the Plotkin bound of $A(4\ell - 2, 2\ell) \leq 2\ell$ are also generated by the columns of block designs. For example, the designs (4,2,3,6,1), (6,3,5,10,2), (8,4,7,14,3) and (10,5,9,18,4) all yield codes which satisfy the Plotkin bound $A(4\ell - 2, 2\ell) = 2\ell$ for $\ell = 2,3,4$ and 5 respectively. As a matter of fact, all designs with parameters $(2\ell, \ell, 2\ell - 1, 4\ell - 2, \ell - 1)$ will generate codes which meet the Plotkin bound of $A(4\ell - 2, 2\ell) = 2\ell$.

In certain cases the number of code words obtained from a block design can be increased. Consider a matrix S' formed by adding a column of all ones to the incidence matrix S of a block design, i.e. S' = (ϵ_b^T, S) where ϵ_b is a row of b ones and ϵ_b^T is a column of all ones. If $\alpha_1, \alpha_2, \dots \alpha_v$ are the columns of S

$$\delta(\epsilon_{b}^{T}, \alpha_{i}) = \omega(\alpha_{i}) + \omega(\epsilon_{b}^{T}) - 2\omega(\alpha_{i})$$
$$= b-r$$

If $b-r \ge 2(r-\lambda)$ then all the columns of S' are at distance of at least $2(r-\lambda)$ from each other, and the number of code words is increased by one. The most interesting application of this is to (4t-1,2t-1,2t-1,4t-1,t-1) block designs, where adding a column of all ones to S yields the A(4t-1,2t) = 4t optimal codes. Bose and Shrikhande [8] have discussed the connection between Hadamard matrices, block designs and optimal codes.

We can also consider the matrix formed by adding a column of all zeros to the incidence matrix S to give a new matrix S" = (O_b^T, S) where O_b is a row of b zeros and O_b^T is a column of b zeros.

$$(0_b^{\mathrm{T}}, \alpha_i) = \omega(\alpha) = r$$

If $r \geq 2(r-\lambda)$, then the number of code words is increased by one.

It is, however, not possible to add both a column of zeros and a column of ones without changing the minimum distance. If the addition of a column of ones does not change the minimum distance, then $b-r \geq 2(r-\lambda)$ and if the addition of a column of zeros does not change the minimum distance then

$$r \geq 2(r-\lambda)$$
.

Now

 $r \geq 2(r-\lambda)$ implies $2\lambda \geq r$

and

 $b-r \ge 2(r-\lambda)$ implies $b \ge 3r-2\lambda$.

For a balanced block design both these conditions cannot be simultaneously true.

Earlier it was shown that if $\alpha_1, \alpha_2, \dots \alpha_v$ are columns of the incidence matrix S and $\beta_1, \beta_2, \dots \beta_v$ the columns of S^C then

$$\delta(\alpha_{i}, \alpha_{j}) = 2(r-\lambda)$$

$$\delta(\beta_{i}, \beta_{j}) = 2(r-\lambda)$$

$$\delta(\alpha_{i}, \beta_{j}) = b-2(r-\lambda)$$

Suppose $b < 4(r-\lambda)$ and that $4(r-\lambda)-b = p$. Now consider the new matrix S^* and its complement S^{*c} where

$$S^* = \begin{pmatrix} U_{p \times V} \\ S \end{pmatrix}$$

where U_{pxv} is a p-by-v matrix of all ones. If α_1^* , α_2^* , ..., α_v^* are the columns of S^{*} and β_1^* , β_2^* , ..., β_v^* are the columns of S^{*C} then

$$\delta(\alpha_{i}^{*},\alpha_{j}^{*}) = \delta(\alpha_{i},\alpha_{j}) = 2(r-\lambda)$$

$$\delta(\beta_{i}^{*},\beta_{j}^{*}) = \delta(\beta_{i},\beta_{j}) = 2(r-\lambda)$$

$$\delta(\alpha_{i}^{*},\beta_{j}^{*}) = \delta(\alpha_{i},\beta_{j}) + p = 2(r-\lambda)$$

and

i.e. by adding p rows of ones to S, the minimum distance between columns of the new matrices S^{*} and S^{*c} is $2(r-\lambda)$ if $b < 4(r-\lambda)$.

The above methods of construction of codes are very general and can be applied to any block design. A particular case of this approach has been used by Bose and Shrikhande [8] in the case of (4t-1,2t-1,2t-1,4t-1,t-1)block designs. We form a matrix S^{*} by adding one row and one column of all ones i.e.

$$S^* = \begin{pmatrix} \epsilon_{v+1} \\ \epsilon_{b}^{T}, s \end{pmatrix}$$

It has been shown that if in this matrix all the zeros are changed to minus ones a 4t-by-4t Hadamard matrix is obtained. The columns of S* and its complement form an optimal code of length 4t, minimum distance 2t and number of code words being 8t. The codes are optimal in the sense that they meet the Plotkin bound. Error correcting and error detecting codes can also be obtained from p.b.i.b.(m) designs. The manner of construction is the same as for balanced block designs. The particular case of p.b.i.b.(2) designs is discussed in greater detail. If S is the incidence matrix of a p.b.i.b.(2) design with parameters $(v,k,r,b,\lambda_1,\lambda_2, n_1, n_2)$ with $\lambda_1 > \lambda_2$ and $\alpha_1,\alpha_2,\ldots\alpha_v$ are the columns of S then the minimum value of $\delta(\alpha_i,\alpha_j) = 2(r-\lambda_1)$. If $\beta_1,\beta_2,\ldots\beta_v$ are the columns of S^c then minimum value of $\delta(\beta_i,\beta_j) = 2(r-\lambda_1)$. Also minimum value of $\delta(\alpha_i,\beta_j) = b-2(r-\lambda_2)$. Thus the columns of S or the columns of S^c will form a code of v code words, each of length b bits and a minimum distance of $2(r-\lambda_1)$. If the columns of both S and S^c are taken together then the minimum distance is $2(r-\lambda_1)$ or $b-2(r-\lambda_2)$, whichever is smaller.

If $b-2(r-\lambda_2) < 2(r-\lambda_1)$ and $2(r-\lambda_1) - (b-2r+2\lambda_2) = n$,

then as before we can add n rows of ones to the matrix S and then the columns of the new matrix and its complement will have minimum distance $2(r-\lambda_1)$. In certain cases a column of zeros or a column of ones or both can be added to S to increase the number of code words. Some interesting examples of codes from p.b.i.b.(2) designs are given below.

The block design with parameters v=10,k=4,r=2,b=5, λ_1 =1, λ_2 =0, n₁=6,n₂=3, has an incidence matrix S given by

36

	1	1	1	1	0	0	0	0	0	0
S =	1	0	0	0	1	1	1	0	0	0
	0	1	0	0	1	0	0	1	1	0
	0	0	1	0	0	1	0	1	0	1
S =	0	0	0	1	0	0	1	0	1	1

The columns of S give the well known $\binom{5}{2}$ code. The columns of S^c give the $\binom{5}{3}$ code. Both codes have minimum distance 2, with 10 code words of length 5 bits. In both codes we can add a column of all zeros and a column of all ones to increase the number of code words to 12 without decreasing the minimum distance. We can also form a new matrix S^{*} given by

$$s^* = \begin{pmatrix} \epsilon_{11} \\ \epsilon_5^T, s \end{pmatrix}$$

The columns of S^{*} and their complements yield a code having 22 code words, each 6 bits long and a minimum distance of 2. None of the above codes are optimal since the Plotkin bounds of the relevant codes are $A(5,2) \leq 16$, and $A(6,2) \leq 32$. In certain cases optimal codes are obtained, e.g. the code obtained from the columns of S^{*} and S^{*c} where S^{*} is obtained from S by adding a column of all zeros, for the v=15,k=9,r=6,b=10, λ_1 =4, λ_2 =3,n₁=6,n₂=8, p.b.i.b.(2) design. The code obtained meets the Plotkin bound $A(10,4) \leq 32$.

•

37

APPENDIX

A Theorem for the Construction of p.b.i.b.(2) Designs From Balanced Block Designs

(

Let S be the incidence matrix of a (v,k,r,b,λ) balanced block design. Let $\{\beta_1,\beta_2,\ldots,\beta_v\}$ be the v columns of S in that order. Each column contains r ones and no two columns of S are identical. The dot product of the two columns

$$\beta_i \cdot \beta_j$$
 = r, if i=j
= λ , if i = j.

Now consider the matrix S' which consists of 2v b-by-v submatrices

$$S' = \begin{bmatrix} s & s & s & s & s & s \\ s & Q(s) & Q^{2}(s) & y^{v-1}(s) \end{bmatrix}$$

The operator Q acting on the matrix S is defined as a cyclic permutation operator on the columns of the matrix. The columns of Q(S) are $\{\beta_2,\beta_3,\ldots,\beta_v,\beta_1\}$ in that order, the columns of Q²(S) are $\{\beta_3,\beta_4,\ldots,\beta_v,\beta_1,\beta_2\}$ in that order, etc. Obviously,

$$Q'(S) = S$$

Since no two columns of S are identical, no two columns of S' are identical. Each of the $v' = v^2$ columns of S' contains r' = 2r ones and each of the b' = 2b rows of S' contains k' = kv ones.

Consider any column β'_s of the matrix S". Each half of β'_s is identical to some column of S. Therefore, we may write $\beta'_s = \beta_n, \beta_m$, i.e. the first half of β'_s is identical to β_n and the second half to β_m .

If

$$s = pv+q \quad 0 < q \leq v$$

then

$$n = q$$

 $m = (p+q) \pmod{v}, \quad 1 \le m \le 1$

The column β_n occurs once in each upper sub-matrix S in S' and the column β_m occurs once in each lower sub-matrix which is a permutation on the columns of S. We take the dot product of β'_s with each of the other columns of S', i.e. (β'_s, β'_t) s \neq t and $1 \leq t \leq v^2$. If $\beta'_t = \beta_y$, β_z for some $1 \leq y$, $z \leq v$ $(\beta'_s, \beta'_t) = (\beta_n, \beta_y) + (\beta_m, \beta_z)$.

Now for v-1 columns of S' $\beta_y = \beta_n$ and for v-1 columns of S' $\beta_z = \beta_m$ as t takes on the v²-1 values of t = 1,2,...s-1,s+1,...v². However, it is not possible that $\beta_y = \beta_n$ and $\beta_z = \beta_m$ simultaneously for any t since that would imply $\beta'_s = \beta'_t$ for s\neq t.

If

and

=
$$\beta_y$$
, $(\beta_n, \beta_y) = r$
 $(\beta_m, \beta_z) = \lambda$ since $\beta_m \neq \beta_z$

Also if

$$\beta_{m} = \beta_{z}, \ (\beta_{n}, \beta_{y}) = \lambda \text{ since } \beta_{n} \neq \beta_{y}$$
$$(\beta_{m}, \beta_{z}) = r$$

and

Therefore if either $\beta_n = \beta_y$ or $\beta_m = \beta_z$, which is true for 2(v-1) columns of S',

$$(\boldsymbol{\beta}_{c}^{\prime} \cdot \boldsymbol{\beta}_{t}^{\prime}) = r + \lambda.$$

ßn

For all other columns of S' $\beta_n \neq \beta_v$, $\beta_m \neq \beta_z$ and therefore $(\beta'_s, \beta'_t) = 2\lambda$.

al

It is now easily seen that S' satisfies all the conditions for being the incidence matrix of a p.b.i.b.(2) design. Let each column of S' correspond to one particular object and each row to one particular block. The sth and tth objects are first associates if $(\beta'_s, \beta'_t) = r + \lambda = \lambda'_1$ and second associates if $(\beta'_s, \beta'_t) = 2\lambda = \lambda'_2$. Each object has $n'_1 = 2(v-1)$ first associates and $n'_2 = (v-1)^2$ second associates. We have already seen that each column of S' has r' = 2r ones and each row of S' has k' = kv ones.

It is seen that the parameters $v'=v^2$, k'=kv, r'=2r, b'=2b, $\lambda'_1=r+\lambda$, $\lambda'_2=2\lambda$, $n'_1=2(v-1)$, $n'_2=(v-1)^2$ satisfy the necessary conditions for a p.b.i.b.(2) design,

- i) v'r' = b'k',
- ii) $n_1'+n_2' = v'-1$
- iii) $n_1'\lambda_1' + n_2'\lambda_2' = r'(k'-1)$.

Therefore, the matrix S' is the incidence matrix of a p.b.i.b.(2) design and we state result as the following theorem:

<u>Theorem</u>: If S is the incidence matrix of a (v,k,r,b,λ) balanced block design, then the matrix

$$S' = \begin{bmatrix} s & s & s & \cdots & s \\ s & q(s) & q^{2}(s) & \cdots & q^{v-1}(s) \end{bmatrix}$$

is the incidence matrix of a $(v',v',r',b',\lambda'_1,\lambda'_2,n'_1,n'_2)$ p.b.i.b.(2) design where

$v^{*} = v^{2}$	b' = 2b	$n'_1 = 2(v-1)$
k' = kv	$\lambda'_1 = r + \lambda$	$n_2' = (v-1)^2$
v' = 2r	$\lambda'_2 = 2\lambda$	

LIST OF REFERENCES

- G. Constantine, Jr., "A Load-Sharing Matrix Switch," <u>IBM Journal of</u> <u>Research and Development</u>, July 1958.
- 2. M. P. Marcus, "Doubling the Efficiency of the Load Sharing Matrix Switch," <u>IBM</u> Journal of Research and Development, April 1959.
- 3. R. T. Chien, "A Class of Optimal Noiseless Load Sharing Matrix Switches," IBM Journal of Research and Development, October 1960.
- 4. R. C. Singleton, "Load Sharing Core Switches Based on Block Designs," IRE Trans. on Electronic Computers, EC-11, June 1962.
- 5. P. G. Neumann, "On the Logical Design of Noiseless Load-Sharing Matrix Switches," IRE Trans. on Electronic Computers, EC-11, June 1962.
- 6. R. C. Minnick and J. L. Haynes, "Magnetic Core Access Switches," <u>IRE</u> <u>Trans. on Electronic Computers</u>, EC-11, June 1962.
- R. T. Chien, "Orthogonal Matrices, Error-Correcting Codes and Load Sharing Matrix Switches," <u>IRE Trans. on Electronic Computers</u>, EC-8, September 1959.
- 8. R. C. Bose and S. S. Shrikhande, "A Note on a Result in the Theory of Code Construction," Information and Control, June 1959.
- 9. M. Plotkin, "Binary Codes with Specified Minimum Distance," <u>IRE Trans</u>. on Information Theory, IT-6, September 1960.
- H. B. Mann, <u>Analysis and Design of Experiments</u>, Dover Publications, Inc., New York 1949.
- 11. M. Hall, Jr., "A Survey of Combinatorial Analysis" in I. Kaplansky, M. Hall, Jr., E. Hewitt, and R. Fortet, <u>Some Aspects of Analysis and</u> <u>Probability</u>, John Wiley and Sons, Inc., New York 1958.
- 12. R. C. Bose, W. H. Clatworthy and S. S. Shrikhande, "Tables of Partially Balanced Designs with Two Associate Classes," North Carolina Agricultural Experiment Station Technical Bulletin, No. 107, 1954.
- W. H. Clatworthy, "On Partially Balanced Incomplete Block Designs with Two Associate Classes," <u>National Bureau of Standards Applied Mathematics</u> Series, No. 47, 1956.
- 14. W. W. Peterson, Error-Correcting Codes, M.I.T. Press, 1961.

Distribution list as of May 1, 1966

Dr. Edward M. Reilley Asst. Director (Research) Ofc. of Defense Res. & Engrg. Department of Defense Washington, D. C. 20301

1

- Office of Deputy Director (Research and Information Rm 3D1037) Department of Defense The Pentagon Washington, D. C. 20301
- Director Advanced Research Projects Agency Department of Defense Washington, D. C. 20301
- Director for Materials Sciences Advanced Research Projects Agency Department of Defense Washington, D. C. 20301
- Headquarters Defense Communications Agency (333) The Pentagon Washington, D. C. 20305
- 20 Defense Documentation Center Attn: TISIA Cameron Station, Building 5 Alexandria, Virginia 22314
- Director National Security Agency Attn: Librarian C-332 Fort George G. Meade, Maryland 20755
- Weapons Systems Evaluation Group Attn: Col. Finis G. Johnson Department of Defense Washington, D. C. 20305
- National Security Agency Attn: R4-James Tippet Office of Research Fort George G. Meade, Maryland 20755
- 1 Central Intelligence Agency Attn: OCR/DD Publications Washington, D. C. 20505
- AFRSTE Hqs. USAF Room 1D-429, The Pentagon Washington, D. C. 20330
- 1 AUL3T-9663 Maxwell Air Force Base, Alabama 36112
- AFFTC (FTBPP-2) Technical Library Edwards AFB, California 93523
- Space Systems Division Air Force Systems Command Los Angeles Air Force Station Los Angeles, California 90045 Attn: SSSD
- 1 SSD(SSTRT/Lt. Starbuck)
 AFUPO
 Los Angeles, California 90045
- 1 Det. #6, OAR (LOOAR) Air Force Unit Post Office Los Angeles, California 90045
- Systems Engineering Group (RTD) Technical Information Reference Branch Attm. SEPIR Directorate of Engineering Standards & Technical Information Wright-Patterson AFB, Ohio 45433
- 1 ARL (ARIY) Wright-Patterson AFB, Ohio 45433
- 1 AFAL (AVT) Wright-Patterson AFB, Ohio 45433
- 1 AFAL (AVTE/R. D. Larson) Wright-Patterson AFB, Ohio 45433
- Office of Research Analyses Attn: Technical Library Branch Holloman AFB, New Mexico 88330
- 2 Commanding General Attn: STEWS-WS-VT White Sands Missile Range New Mexico 88002
- 1 RADC (EMLAL-I) Griffiss AFB, New York 13442 Attn: Documents Library
- Academy Library (DFSLB) U. S. Air Force Academy Colorado 80840
- 1 FJSRL USAF Academy, Colorado 80840

- 1 APGC (PGBPS-12) Eglin AFB, Florida 32542
- AFETR Technical Library (ETV, MU-135) Patrick AFB, Florida 32925
- AFETR (ETLLG-I) STINFO Officer (for Library) Patrick AFB, Florida 32925
- AFCRL (CRMXLR) AFCRL Research Library, Stop 29 L. G. Hanscom Field Bedford, Massachusetts 01731
- 2 ESD (ESTI) L. G. Hanscom Field Bedford, Massachusetts 01731

AEDC (ARO, INC) Attn: Library/Documents Arnold AFS, Tennessee 37389

 European Office of Aerospace Research Shell Building
 47 Rue Cantersteen Brussels, Belgium

- 5 Lt. Col. E. P. Gaines, Jr. Chief, Electronics Division Directorate of Engineering Sciences Air Force Office of Scientific Research Washington, D. C. 20333
- U. S. Army Research Office Attn. Physical Sciences Division 3045 Columbia Pike Arlington, Virginia 22204
- Research Plans Office
 U. S. Army Research Office
 3045 Columbia Pike
 Arlington, Virginia 22204
- Commanding General
 U. S. Army Materiel Command
 Attn: AMCRD-RS-PE-E
 Washington, D. C. 20315
- Commanding General U. S. Army Strategic Communications Command Washington, D. C. 20315
- Commanding Officer
 U. S. Army Materials Research Agency
 Watertown Arsenal
 Watertown, Massachusetts 02172
- Commanding Officer
 U. S. Army Ballistics Research Laboratory
 Atn: V. W. Richards
 Aberdeen Proving Ground
 Aberdeen, Maryland 21005
- Commandant U. S. Army Air Defense School Attn: Missile Sciences Division C&S Dept. F. O. Box 9390 Fort Bliss, Texas 79916
- Commanding General
 U. S. Army Missile Command
 Attn: Technical Library
 Redstone Arsenal, Alabama 35809
- 1 Commanding General Frankford Arsenal Attn: SMUFA-L6000 (Dr. Sidney Ross) Philadelphia, Pennsylvania 19137
- 1 U. S. Army Munitions Command Attn: Technical Information Branch Picatinney Arsenal Dover, New Jersey 07801
- Commanding Officer Harry Diamond Laboratories Attn: Mr. Berthold Altman Connecticut Avenue & Van Ness Street N. W. Washington, D. C. 20438
- Commanding Officer
 U. S. Army Security Agency Arlington Hall
 Arlington, Virginia 22212
- 1 Commanding Officer U. S. Army Limited War Laboratory Attn: Technical Director Aberdeen Proving Ground Aberdeen, Maryland 21005
- 1 Commanding Officer Human Engineering Laboratories Aberdeen Proving Ground, Maryland 21005
- Director

 S. Army Engineer Geodesy, Intelligence and Mapping
 Research and Development Agency Fort Belvoir, Virginia 22060

1 Commandant

- U. S. Army Command and General Staff College Attn: Secretary Fort Leavenworth, Kansas 66270
- Dr. H. Robl, Deputy Chief Scientist U. S. Army Research Office (Durham) Box CM, Duke Station Durham, North Carolina 27706
- Commanding Officer
 U. S. Army Research Office (Durham)
 Attn: CRD-AA-IP (Richard O. Ulsh)
 Box CM, Duke Station
 Durham, North Carolina 27706
- Superintendent
 U. S. Army Military Academy
 West Point, New York 10996
- The Walter Reed Institute of Research Walter Reed Medical Center Washington, D. C. 20012
- Commanding Officer

 S. Army Electronics R&D Activity
 Fort Huachuca, Arizona 85163
- 1 Commanding Officer U. S. Army Engineer R&D Laboratory Attn: STINFO Branch Fort Belvoir, Virginia 22060
- 1 Commanding Officer U. S. Army Electronics R&D Activity White Sands Missile Range, New Mexico 88002
 - Dr. S. Benedict Levin, Director Institute for Exploratory Research U. S. Army Electronics Command Fort Monmouth, New Jersey 07703
- Director Institute for Exploratory Research U. S. Army Electronics Command Attn: Mr. Robert O. Parker, Executive Secretary, JSTAC (AMSEL-XL-D) Fort Monmouth, New Jersey 07703
- Commanding General U. S. Army Electronics Command Fort Monmouth, New Jersey 07703

Attn: AMSEL-SC

1

1

RD-D RD-G RD-GF RD-MAF-I RD-MAT XL-D XL-E XL-C XL-S HL-D HL-L HL-J HL-P HL-O HL-R NL-D NL-A NL-P NL-R KL-D KI.-E KL-S KL-T VL-D WL.-D

- 3 Chief of Naval Research Department of the Navy Washington, D. C. 20360 Attn: Code 427
- 4 Chief, Bureau of Ships Department of the Navy Washington, D. C. 20360
- 3 Chief, Bureau of Weapons Department of the Navy Washington, D. C. 20360
- 2 Commanding Officer Office of Naval Research Branch Office Box 39, Navy No. 100 F.P.O. New York, New York 09510
- 3 Commanding Officer Office of Naval Research Branch Office 219 South Dearborn Street Chicago, Illinois 60604
- Commanding Officer Office of Naval Research Branch Office 1030 East Green Street Pasadena, California
- Commanding Officer Office of Naval Research Branch Office 207 West 24th Street New York, New York 10011

Distribution list as of May 1, 1966 (cont'd.)

- Commanding Officer Office of Naval Research Branch Office 495 Summer Street Boston, Massachusetts 02210
- 8 Director, Naval Research Laboratory Technical Information Officer Washington, D. C. Attn: Code 2000
- 1 Commander Naval Air Development and Material Center Johnsville, Pennsylvania 18974
- 2 Librarian U. S. Naval Electronics Laboratory San Diego, California 95152
- Commanding Officer and Director
 U. S. Naval Underwater Sound Laboratory
 Fort Trumbull
 New London, Connecticut 06840
- Librarian
 U. S. Navy Post Graduate School
 Monterey, California
- Commander

 S. Naval Air Missile Test Center
 Point Magu, California
- Director

 S. Naval Observatory
 Washington, D. C.
- 2 Chief of Naval Operations OP-07 Washington, D. C.
- Director, U. S. Naval Security Group Attn: G43
 3801 Nebraska Avenue Washington, D. C.
- 2 Commanding Officer Naval Ordnance Laboratory White Oak, Maryland
- Commanding Officer Naval Ordnance Laboratory Corona, California
- l Commanding Officer Naval Ordnance Test Station China Lake, California
- Commanding Officer Naval Avionics Facility Indianapolis, Indiana
- Commanding Officer Naval Training Device Center Orlando, Florida
- U. S. Naval Weapons Laboratory Dahlgren, Virginia
- Weapons Systems Test Division Naval Air Test Center Patuxtent River, Maryland Attn: Library
- 1 Mr. Charles F. Yost Special Assistant to the Director of Research National Aeronautics and Space Administration Washington, D. C. 20546
- 1 Dr. H. Harrison, Code RRE Chief, Electrophysics Branch National Aeronautics and Space Administration Washington, D. C. 20546
- Goddard Space Flight Center National Aeronautics and Space Administration Attn: Library, Documents Section Code 252 Greenbelt, Maryland 20771
- NASA Lewis Research Center Attn: Library 21000 Brookpark Road Cleveland, Ohio 44135
- National Science Foundation Attn: Dr. John R. Lehmann Division of Engineering 1800 G Street, N. W. Washington, D. C. 20550
- U. S. Atomic Energy Commission Division of Technical Information Extension P. O. Box 62 Oak Ridge, Tennessee 37831
- Los Alamos Scientific Laboratory Attn: Reports Library P. O. Box 1663 Los Alamos, New Mexico 87544
- 2 NASA Scientific & Technical Information Facility Attn: Acquisitions Branch (S/AK/DL) P. 0. Box 33 College Park, Maryland 20740
- Director Research Laboratory of Electronics Massachusetts Institute of Technology Cambridge, Massachusetts 02139

- Polytechnic Institute c2 Brooklyn 55 Johnson Street Brooklyn, New York 11201 Attn: Mr. Jerome Fox Research Coordinator
- Director Columbia Radiation Laboratory Columbia University 538 West 120th Street New York, New York 10027
- Director Coordinated Science Laboratory University of Illinois Urbana, Illinois 61801
- Director Stanford Electronics Laboratories Stanford University Stanford, California
- Director Electronics Research Laboratory University of California Berkeley 4, California
- Director Electronic Sciences Laboratory University of Southern California Los Angeles, California 90007
- Professor A. A. Dougal, Director Laboratories for Electronics and Related Sciences Research University of Texas Austin, Texas 78712
- 1 Division of Engineering and Applied Physics 210 Pierce Hall Harvard University Cambridge, Massachusetts 02138
- Aerospace Corporation P. O. Box 95085 Los Angeles, California 90045 Attm: Library Acquisitions Group
- Professor Nicholas George California Institute of Technology Pasadena, California
- Aeronautics Library Graduate Aeronautical Laboratories California Institute of Technology 1201 E. California Boulevard Pasadena, California 91109
- Director, USAF Project RAND Via: Air Force Liaison Office The RAND Corporation 1700 Main Street Santa Monica, California 90406 Attn: Library
- 1 The Johns Hopkins University Applied Physics Laboratory 8621 Georgia Avenue Silver Spring, Maryland Attn: Boris W. Kuvshinoff Document Librarian
- Hunt Library Carnegie Institute of Technology Schenley Park Pittsburgh, Pennsylvania 15213
- Dr. Leo Young Stanford Research Institute Menlo Park, California
- Mr. Henry L. Bachmann Assistant Chief Engineer Wheeler Laboratories
 122 Cuttermill Road Great Neck, New York
- 1 University of Liege Electronic Department Mathmatics Institute 15, Avenue Des Tilleuls Val-Benoit, Liege Belgium
- School of Engineering Sciences Arizona State University Tempe, Arizona
- University of California at Los Angeles Department of Engineering Los Angeles, California
- 1 California Institute of Technology Pasadena, California Attn: Documents Library
- University of California Santa Barbara, California Attn: Library
- 1 Carnegie Institute of Technology Electrical Engineering Department Pittsburgh, Pennsylvania
- l University of Michigan Electrical Engineering Department Ann Arbor, Michigan

- New York University College of Engineering New York, New York
- Syracuse University Department of Electrical Engineering Syracuse, New York
- Yale University Engineering Department New Haven, Connecticut
- 1 Airborne Instruments Laboratory Deerpark, New York
- Bendix Pacific Division 11600 Sherman Way North Hollywood, California
- General Electric Company Research Laboratories Schenectady, New York
- Lockheed Aircraft Corporation P. O. Box 504 Sunnyvale, California
- Raytheon Company Bedford, Massachusetts Attn: Librarian

Security Classification	in the state of the	Prove a series of the series o	1
	ONTROL DATA	a second s	
(Security classification of title, body of abstract and indexi 1. ORIGINATING ACTIVITY (Corporate author)	ng annotation must be entered	a when the overall report is classified) 2a. REPORT SECURITY CLASSIFICATION	-
Coordinated Science Laboratory		Unclassified	
University of Illinois		2b. GROUP	
Urbana, Illinois 61801 3. REPORT TITLE		and the second	2
3. REPORT TITLE, ALLENDING (1.101			
MATRIX SWITCHES AND ERROR CORRECTIN	G CODES FROM H	BLOCK DESIGNS	
4. DESCRIPTIVE NOTES (Type of report and inclusive dates))		1
5. AUTHOR(S) (Last name, first name, initial)		The second second second second second	
Bahl, Lalit Rai			
6. REPORT DATE	7a TOTAL NO. OF PAGES	7b. NO. OF REFS.	
August, 1966	1.1		
Ba. CONTRACT OR GRANT NO.	9a. ORIGINATORIS REPOR	RT NUMBER (S) 14	200
DA 28 043 AMC 00074(E)			
^{b. PROJECT NO.} 20014501B31F; Also	R-3	314	
. Nation Science Foundation	96.OTHER REPORT NO (S	5) (Any other numbers that may be assigned this re	port
under Grant NSF GK-390.			
d.	Same and the second	the second s	
10. AVAILABILITY / LIMITATION NOTICES			
Distribution of this report is un	limited.		
11. SUPPLEMENTARY NOTES	12. SPONSORING MIL	ITARY ACTIVITY	1
West Mary Contraction of the Contraction of the	Joint Services	s Electronics Program	
	the second s	y Electronics Command	
13. ABSTRACT	Fort Monmouth,	, New Jersey 07703	
Methods of obtaining matrix sw	itahaa fuuu da		
formulated by Singleton and Neumann	The first r	part of this report	
extends Singleton's method for desi			
of bipolar switches. A new class of	f low noise su	witches is obtained by	
permutation of the winding matrix of			
how these new switches are related	to block desig	ens.	
and the second			
The latter part of this report	is concerned	with methods of	
obtaining error detecting and error	correcting co		
Some of these codes are found to be	optimal.	the second of the second s	
			d this report

DD FORM 1473

Security Classification

KEY WORDS	- and the second states	LINI	< A	LIN	КВ	LINK	
	R	DLE	WT	ROLE	WT	ROLE	
					ni sta Milita pilita		
Block Designs	A STREET	1		1 22	1.2.34	L'inside	
Matrix Switches						E State	
Error-Correcting Codes					1.575	Ser an	
	1 Store and in	13/1		12:00	11.2	NUS	
		at an		er enter	1-12	-	
				a set	1		
	1253		-	1. 1. T		in all	
INSTRUC	TIONS						
1. ORIGINATING ACTIVITY: Enter the name and address of the contractor, subcontractor, grantee, Department of Defense	10. AVAILABI on further of	lissem	ination o	f the repo	rt, other	than those	
activity or other organization (corporate author) issuing the report.	imposed by a ments such a	as:	in a th				
2a. REPORT SECURITY CLASSIFICATION: Enter the overall secu- rity classification of the report. Indicate whether "Re-	repo	ort fr	om DDC."	504724	11 10	es of this	
stricted Data" is included. Marking is to be in accordance with appropriate security regulations.				ent and di ot authori		on of this	
2b. GROUP: Automatic downgrading is specified in DoD Direc- tive 5200,10 and Armed Forces Industrial Manual, Enter the	(3) "U. S. Government agencies may obtain copies of this report directly from DDC. Other qualified DDC users shall request through						
group number. Also, when applicable, show that optional markings have been used for Group 3 and Group 4 as author-	DDC	users	shall re	quest thro	ugh	."	
ized. 3. REPORT TITLE: Enter the complete report title in all	this	s repo	rt direct	encies may ly from DL	C. Other		
3. KEVOKI TITLE: Enter the complete report title in all capital letters. Titles in all cases should be unclassified. If a meaningful title cannot be selected without classifica-				t through		."	
tion, show title classification in all capitals in parenthe- sis immediately following the title.				of this re s shall re		ontrolled.	
4. DESCRIPTIVE NOTES: If appropriate, enter the type of re- port, e.g., interim, progress, summary, annual, or final.			19.000				
Give the inclusive dates when a specific reporting period is covered.	nical Servio	ces, D	epartment	of Commer	ce, for s		
5. AUTHOR(S): Enter the name(s) of author(s) as shown on or in the report. Enter last name, first name, middle initial.	public, indicate this fact and enter the price, if known.						
If military, show rank and branch of service. The name of the principal author is an absolute minimum requirement.	notes.						
6. REPORT DATE: Enter the date of the report as day, month,	12. SPONSOR partmental p for) the rea	projec	t office	or laborat	ory spons	oring (payin	
year; or month, year. If more than one date appears on the . report, use date of publication.	13. ABSTRAC	r: Ent	er an abs	tract givi	ng a brie	f and factua	
7a. TOTAL NUMBER OF PAGES: The total page count should fol- low normal pagination procedures, i.e., enter the number of	summary of t though it ma technical re	ay als	o appear	elsewhere	in the bo	dy of the	
pages containing information. 7b. NUMBER OF REFERENCES: Enter the total number of refer-	tinuation sl	heet s	hall be a	ttached.			
ences cited in the report.	reports be a	unclas	sified.	Each parag	raph of t		
8a. CONTRACT OR GRANT NUMBER: If appropriate, enter the applicable number of the contract or grant under which the report was written.	shall end w sification o as (TS), (S	of the	informat	ion in the			
8b, 8c, & 8d. PROJECT NUMBER: Enter the appropriate military department identification, such as project number, subproj- ect number, system numbers, task number, etc.	However, the	e sugg	ested len	gth is fro	om 150 to		
9a. ORIGINATOR'S REPORT NUMBER(S): Enter the official report number by which the document will be identified and con-	14. KEY WOR short phrase index entrie	es tha	t charact	erize a re	port and	may be used	
number by which the document will be identified and con- trolled by the originating activity. This number must be unique to this report.	selected so Identifiers	that, such	no securi as equip	ty classif ment model	ication i designat	s required. ion, trade	
	name, milita be used as l	key wo	rds but w		lowed by	an indicatio	
9b. OTHER REPORT NUMBER(S): If the report has been assigned any other report numbers (either by the originator or by the							