# Loss Analysis of GaN Based Partial Parallel Isolated Bidirectional Full Bridge Boost Converter 

Jørgensen, Kasper Lüthje; Mira Albert, Maria del Carmen; Zhang, Zhe; Andersen, Michael A. E.<br>Published in:<br>Proceedings of 3rd International Conference on Intelligent Green Building and Smart Grid<br>Link to article, DOI:<br>10.1109/IGBSG.2018.8393535<br>Publication date:<br>2018<br>Document Version<br>Peer reviewed version<br>Link back to DTU Orbit

Citation (APA):
Jørgensen, K. L., Mira Albert, M. D. C., Zhang, Z., \& Andersen, M. A. E. (2018). Loss Analysis of GaN Based Partial Parallel Isolated Bidirectional Full Bridge Boost Converter. In Proceedings of 3rd International Conference on Intelligent Green Building and Smart Grid IEEE. DOI: 10.1109/IGBSG.2018.8393535

[^0]
# Loss Analysis of GaN Based Partial Parallel Isolated Bidirectional Full Bridge Boost Converter 

Kasper L. Jørgensen, Maria C. Mira, Zhe Zhang, and Michael A. E. Andersen<br>Department of Electrical Engineering<br>Technical University of Denmark<br>Kongens Lyngby, Denmark<br>kalj@elektro.dtu.dk


#### Abstract

A theoretical loss analysis is presented for GaN switches, for which conduction and switching losses are considered, and for planar transformers, where winding and core losses are considered. The analysis is then used to make a comparison of the losses in the partial parallel isolated full bridge boost converter and the isolated full bridge boost converter.


Index Terms-dc-dc converter, bidirectional, full bridge boost, partial parallel.

## I. Introduction

Renewable energy systems, electrical vehicles and dc microgrids all require flexible and effective reversible dc power flows, making bidirectional dc-dc converters essential [1]-[3]. Often galvanic isolation is a requirement in order to avoid failures propagating through the system, which narrows the plethora of bidirectional dc-dc topologies, and their derivations, down to two common ones; the dual active bridge ( DAB ) and the isolated full bridge boost/buck (IFBB) [4], [5]. The IFBB is the focus of this paper due to simpler control and ease of calculations than the DAB. The IFBB is a hard switching topology, which leads to relatively high switching losses.

High gain is the hallmark of the isolated topologies [6], and leads to a converter with a high current side, and a high voltage side. Various techniques have been employed to handle the high current, for example the method of directly paralleling semiconductor devices [7]. Paralleling switches complicates circuit layout, and increases parasitic inductance around the switches.

In this paper the high current side of the IFBB will be paralleled, while the high voltage will be connected in series, leading to the partial parallel (PP) IFBB. The losses in the GaN switches and the transformers are then compared.

## II. Loss calculation

## A. Operation principle

The IFBB converter is shown in Fig. 1, and the PP IFBB is shown in Fig. 2. The two topologies have in common the inductor on the low voltage side and the switches on the high voltage side. Since these are common for the two topologies, their losses will be neglected in this analysis. The switches in the red box of Fig. 2 carry half the current
than those in Fig. 1, but due to a difference in turns ratio between the transformers the same voltage will be seen across the switches on the low voltage side. For the transformers in the blue box of Fig. 2, the current is half of that of Fig. 1, while the voltage on the high voltage side is half for one of the transformers in Fig. 2, giving the same total voltage across both of them as that of the transformer in Fig. 1.

## B. Losses in the switches

The losses in the switches can be divided into two categories: switching and conduction losses. The switching


Fig. 1: The isolated full bridge boost converter. The boxes indicates components that are compared.


Fig. 2: The parallel in, series out isolated full bridge boost converter. The boxes indicates components that are compared.
losses can be split up into turn-on ( $P_{\text {ton }}$ ) and turn-off ( $P_{\text {toff }}$ ) losses, output capacitance loss $\left(P_{\text {oss }}\right)$, gate charge loss $\left(P_{\mathrm{G}}\right)$, reverse conduction loss $\left(P_{\mathrm{SD}}\right)$, and reverse recovery loss $\left(P_{\mathrm{RR}}\right)$. Reference [8] has a derivation of the losses, which is only summarized here. The total switching losses thus becomes

$$
\begin{equation*}
P_{\mathrm{sw}}=P_{\mathrm{ton}}+P_{\mathrm{toff}}+P_{\mathrm{oss}}+P_{\mathrm{G}}+P_{\mathrm{SD}}+P_{\mathrm{RR}} \tag{1}
\end{equation*}
$$

The turn-on losses are calculated as
$P_{\mathrm{ton}}=\frac{V_{\mathrm{BUS}} I_{\mathrm{DS}} f_{\mathrm{sw}}}{2}\left[\frac{Q_{\mathrm{GD}} R_{\mathrm{Gon}}}{V_{\mathrm{DR}}-V_{\mathrm{pl}}}+\frac{Q_{\mathrm{GS} 2}\left(R_{\mathrm{Gon}}+R_{\mathrm{CSI}}\right)}{V_{\mathrm{DR}}-\left(\frac{V_{\mathrm{pl} 1}+V_{\mathrm{th}}}{2}\right)}\right]$,
where
$V_{\text {BUS }}$ : Voltage across the device when the device is off.
$I_{\mathrm{DS}}$ : Current through the device when the device is on.
$f_{\text {sw }}$ : Switching frequency.
$R_{\text {Gon }}$ : Gate on resistance (small internal resistance plus any externally placed resistor).
$Q_{\mathrm{GD}}$ : Charge required to into the gate to change the drain voltage down from blocking state to near zero.
$V_{\mathrm{DR}}$ : Gate drive voltage.
$V_{\mathrm{pl}}$ : Gate plateau voltage at $\mathrm{Q}_{\mathrm{GD}}$.
$Q_{\mathrm{GS} 2}$ : Charge required to increase gate voltage from the stated threshold voltage of the device to the plateau voltage.
$V_{\mathrm{th}}$ : Gate threshold voltage.
$R_{\mathrm{CSI}}$ : Equivalent impedance of the common source inductance. Since this is layout dependent it will be set to zero for the comparison, but it should be noted it has a significant contribution to the switching losses.
The values corresponding to the system parameters can be found in Table I, while the parameters that are device specific can be found in the corresponding datasheet (the typical value has been used).

Next the turn-off losses are calculated as
$P_{\mathrm{toff}}=\frac{V_{\mathrm{BUS}} I_{\mathrm{DS}} f_{\mathrm{sw}}}{2}\left[\frac{Q_{\mathrm{GD}} R_{\mathrm{Goff}}}{V_{\mathrm{pl}}}+\frac{Q_{\mathrm{GS} 2}\left(R_{\mathrm{Goff}}+R_{\mathrm{CSI}}\right)}{\left(\frac{V_{\mathrm{pl}}+V_{\mathrm{th}}}{2}\right)}\right]$,
where $R_{\text {Goff }}$ is the gate off resistance (small internal resistance plus any externally placed resistor).

The loss in the output capacitance can be calculated as

$$
\begin{equation*}
P_{\mathrm{oss}}=f_{\mathrm{sw}} E_{\mathrm{oss}}=f_{\mathrm{sw}} \int_{0}^{V_{\mathrm{BUS}}} v_{\mathrm{DS}} C_{\mathrm{oss}}\left(v_{\mathrm{DS}}\right) \mathrm{d} v_{\mathrm{DS}} \tag{4}
\end{equation*}
$$

where $v_{D S}$ is the drain source voltage and $C_{\text {oss }}$ is the output capacitance at a given $v_{\text {DS }}$.

The gate charge loss is calculated next as

$$
\begin{equation*}
P_{\mathrm{G}}=Q_{\mathrm{G}} V_{\mathrm{DR}} f_{\mathrm{sw}} \tag{5}
\end{equation*}
$$

where $Q_{\mathrm{G}}$ is the gate charge.
$P_{\mathrm{SD}}$ is zero because of the topology, which has no periods of reverse conduction for the primary switches. $P_{\mathrm{RR}}$ is zero because GaN devices have no reverse recovery charge.

Next the conduction losses in the switches are calculated as

$$
\begin{equation*}
P_{\mathrm{c}}=I_{\mathrm{DS}, \mathrm{rms}}^{2} R_{\mathrm{DS}, \mathrm{ON}} \tag{6}
\end{equation*}
$$

where $R_{\mathrm{DS}, \mathrm{ON}}$ is the drain source on resistance and $I_{\mathrm{DS}, \mathrm{rms}}$ is the rms current through the device. For both the IFBB and the PP IFBB $I_{\mathrm{DS}, \mathrm{rms}}$ is given as

$$
\begin{equation*}
I_{\mathrm{DS}, \mathrm{rms}}=\sqrt{\left(\frac{I_{\mathrm{L}}^{2}}{4}+\frac{\Delta I_{\mathrm{L}}^{2}}{48}\right)(3-2 D)} \tag{7}
\end{equation*}
$$

where $I_{\mathrm{L}}$ is the current through the inductor, $\Delta I$ is the ripple in $I_{\mathrm{L}}$ and $D$ is the duty cycle of the switches. $D$ is calculated as

$$
\begin{equation*}
D=1-\frac{V_{\mathrm{L}} n}{2 V_{\mathrm{H}}} \tag{8}
\end{equation*}
$$

where $V_{\mathrm{L}}$ is the low side voltage, $V_{\mathrm{H}}$ is the high side voltage and $n$ is the turns ratio between the primary and secondary side of the transformer.

The losses in the IFBB can be expressed as $P_{\text {IFBB }}=$ $4 P_{\mathrm{sw}}+4 P_{\mathrm{c}}$, and for the PP IFBB it can be expressed as $P_{\text {PPIFBB }}=8 P_{\mathrm{sw}}+8 P_{\mathrm{c}}$. Here it is important to remember that the current in each switch of the PP IFBB is half of that of the IFBB. The calculations of the losses have been done using GaN switches operating close to their maximum voltage and current ratings, i.e. different kind of switches have been used for the PP IFBB (EPC2035) and the IFBB (EPC2020).

The systems specifications can be seen in Table I, and the calculated losses are shown in Fig. 3. Fig. 3a shows that the switching losses for the PP IFBB is higher than for the IFBB, but they are negligible compared to the conduction losses. Fig. 3b shows that the conduction losses are much higher than the switching losses, and that the losses are double for the IFBB compared to the PP IFBB.

## C. Losses in transformer

The transformer losses are split into two: core and winding losses. To calculate either of them the first step is to calculate how many turns the transformer should have. For both of the considered topologies the first calculation is to determine the worst case volt seconds $\left(V_{\mathrm{s}}\right)$ that the transformer will experience as

$$
\begin{equation*}
V_{\mathrm{s}}=\frac{V_{\mathrm{H}}(1-D)}{f_{\mathrm{sw}} n} \tag{9}
\end{equation*}
$$

TABLE I: System specification

| Parameter | Value | Parameter | Value |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{L}}$ | 2 V to 22 V | $I_{\mathrm{DS}, \text { IFBB }}$ | 1 A to 70 A |
| $V_{\mathrm{H}}$ | 48 V to 60 V | $I_{\mathrm{DS}, \mathrm{PP} \mathrm{IFBB}}$ | 0.5 A to 35 A |
| $V_{\mathrm{BUS}}$ | 24 V to 30 V | $\Delta I_{\mathrm{DS}, \text { IFBB }}$ | 20 A |
| $D$ | 0.5 to 1 | $\Delta I_{\mathrm{DS}, \mathrm{PP} \text { IFBB }}$ | 10 A |
| $f_{\text {sw }}$ | 50 kHz | Device IFBB | EPC2020 |
| $n$ | 2 | Device PP IFBB | EPC2035 |



Fig. 3: Loss for the primary switches, with switching losses shown in (a) and conduction losses shown in (b).
where the worst case is experienced as the highest $V_{\mathrm{S}}$. Next the number of primary turns $\left(N_{\mathrm{p}}\right)$ can be calculated as

$$
\begin{equation*}
N_{\mathrm{p}}=\frac{V_{\mathrm{s}}}{\Delta B A_{\mathrm{e}}} \tag{10}
\end{equation*}
$$

where $\Delta B$ is double the peak flux $\left(B_{\mathrm{pk}}\right)$ that will stay below core saturation and $A_{\mathrm{e}}$ is the effective area of the core. In case a fractional number is calculated, it is rounded to the next integer in order to physically be able to built it. This rounding of the number of turns leads to a decrease in the flux, which is therefore recalculated with the chosen number of turns as

$$
\begin{equation*}
\Delta B_{\text {actual }}=\frac{V_{\mathrm{s}}}{N_{\mathrm{p}} A_{\mathrm{e}}} \tag{11}
\end{equation*}
$$

The core losses per volume ( $P_{\mathrm{v}}$ ) can be calculated based on the Steinmetz [9] equation

$$
\begin{equation*}
P_{\mathrm{v}}=K f_{\mathrm{sw}}^{\alpha} B_{\mathrm{pk}}^{\beta} \tag{12}
\end{equation*}
$$

where $K, \alpha$ and $\beta$ are material constants found in the datasheet for the materials. The core losses for the chosen core shape and material can then be found as

$$
\begin{equation*}
P_{\text {core }}=P_{\mathrm{v}} V_{\mathrm{e}} \tag{13}
\end{equation*}
$$

where $V_{\mathrm{e}}$ is the effective volume of the core.
The windings are made with planar magnetics, where each turn is made with a layer taking up the full breadth of the core window. The dc resistance ( $R_{\mathrm{dc}}$ ) per layer/turn is thus calculated as

$$
\begin{equation*}
R_{\mathrm{dc}}=\rho \frac{l}{A_{\mathrm{c}}} \tag{14}
\end{equation*}
$$

where $\rho$ is the resistivity of copper, $l$ is the mean turn length of the turn and $A_{\mathrm{c}}$ is the area of the conductor. From this the ac resistance ( $R_{\mathrm{ac}}$ ) for planar magnetics, can be found through Dowell's equation [10]-[12], which is expressed as
$F_{\mathrm{r}}=\frac{R_{\mathrm{ac}}}{R_{\mathrm{dc}}}=\frac{\xi}{2}\left[\frac{\sinh \xi+\sin \xi}{\cosh \xi-\cos \xi}+(2 m-1)^{2} \frac{\sinh \xi-\sin \xi}{\cosh \xi+\cos \xi}\right]$,
where $\xi$ is the ratio of the height of the copper $(h)$ to the skin depth of the material $(\delta)$, and $m$ is defined as the ratio in

$$
\begin{equation*}
m=\frac{F(h)}{F(h)-F(0)} \tag{16}
\end{equation*}
$$

where $F(h)$ and $F(0)$ are the magneto motive forces (MMFs) at the limits of a layer. With no interleaving of the primary and secondary layers $m$ will get as high as the number of primary or secondary layers, while with full interleaving $m$ is equal to 1 , and with other interleaving techniques $m$ can be lower [13]. In general $R_{\text {ac }}$ can be calculated as

$$
\begin{equation*}
R_{\mathrm{ac}}=\sum_{\text {layers }} F_{\mathrm{r}, \text { layer }}(m) R_{\mathrm{dc}, \text { layer }} \tag{17}
\end{equation*}
$$

which simplifies to

$$
\begin{equation*}
R_{\mathrm{ac}}=N_{\mathrm{p}} F_{\mathrm{r}} R_{\mathrm{dc}} \tag{18}
\end{equation*}
$$

if the layers has the same $R_{\mathrm{dc}}$ and $F_{\mathrm{r}}$. The rms current through the transformer is

$$
\begin{equation*}
I_{\mathrm{Tp}, \mathrm{rms}}=\sqrt{\left(2 I_{\mathrm{L}}^{2}+\frac{\Delta I_{\mathrm{L}}^{2}}{6}\right)(1-D)} \tag{19}
\end{equation*}
$$

Since no dc current is running in the transformer, the winding losses can be calculated as

$$
\begin{equation*}
P_{\mathrm{winding}}=I_{\mathrm{Tp}, \mathrm{rms}}^{2} R_{\mathrm{ac}} \tag{20}
\end{equation*}
$$

For the comparison of transformers some additional assumptions beyond Table I has been used as follows

- The transformer is based on planar design with cores EELP and EILP 14 to 102.
- Core materials are N49, N87, N92 and N97.
- To have $n$ equal to two for both topologies the PP IFBB has two transformers with $n=1$ giving a total of $n=2$.
- Full interleaving is done for the transformers ( $m=1$ ).
- Copper thickness of the layers is double in the IFBB compared to the PP IFBB, since it has to handle twice the current.
- $\Delta B$ is the same for the two transformers in the PP IFBB as in the IFBB.
- Only included cores, where the required number of turns has fitted in the core shape
- $I_{\mathrm{L}}$ is 70 A .

Fig. 4 and Fig. 5 show the core and winding losses, and the volume of the core and the total losses, respectively.


Fig. 4: Calculations on the losses of the transformers in the PP IFBB (a), and the transformer IFBB (b).


Fig. 5: Calculations on the losses versus volume of the transformers in the PP IFBB (a), and the transformer IFBB (b).

The color of each legend element in each plot is the same core type, while the shape of the legend element is a different core material. Fig. 4 shows that the core losses for the PP IFBB are twice that of the IFBB, which is due to the two topologies having the same $\Delta B$ in each core, but there being two of them in the PP IFBB. The winding losses seem to be almost the same for the two configurations, which is due to the double copper thickness of the IFBB, reducing the resistance that the double current runs through. The total losses for both topologies are comparable for small core sizes, while the total losses are much higher for the PP IFBB if larger cores are considered, which is due to the small core losses
for small cores and bigger core losses for bigger cores.

## III. Conclusion

With the choice of letting the GaN switches be driven close to their maximum current, the conduction losses in the switches of the PP IFBB turns out to be half that of the IFBB. Meanwhile switching losses is slightly higher for the PP IFBB, but the switching losses is ten times lower than the conduction losses. So when only considering the switches losses, the PP IFBB is an improvement over the IFBB.

Because of the choice that the copper is twice as thick in the IFBB compared to the PP IFBB, and that the same $\Delta B$ is used for both the transformers in the PP IFBB, the losses in the two topologies are almost the same. Therefore the PP IFBB is a good candidate to avoid handling the high currents that can be present in the IFBB.

## References

[1] F. Blaabjerg, Z. Chen, and S. Kjaer, "Power electronics as efficient interface in dispersed power generation systems," Ieee Transactions on Power Electronics, vol. 19, no. 5, pp. 11841194, 2004.
[2] Z. Chen, J. M. Guerrero, and F. Blaabjerg, "A review of the state of the art of power electronics for wind turbines," 2016.
[3] Z. Zhang, R. Pittini, M. A. Andersen, and O. C. Thomsena, "A review and design of power electronics converters for fuel cell hybrid system applications," Energy Procedia, vol. 20, no. Supplement C, pp. 301 - 310, 2012, technoport 2012 - Sharing Possibilities and 2nd Renewable Energy Research Conference (RERC2012).
[4] R. W. A. A. De Doncker, D. M. Divan, and M. H. Kheraluwala, "A three-phase soft-switched high-power-density dc/dc converter for high-power applications," Ieee Transactions on Industry Applications, vol. 27, no. 1, pp. 63-73, 63-73, 1991.
[5] F. Krismer and J. W. Kolar, "Efficiency-optimized high-current dual active bridge converter for automotive applications," Ieee Transactions on Industrial Electronics, vol. 59, no. 7, pp. 27452760, 2012.
[6] K. L. Jørgensen, M. d. C. Mira Albert, Z. Zhang, and M. A. E. Andersen, "Review of high efficiency bidirectional dc-dc topologies with high voltage gain," Proceedings of the 52nd International Universities' Power Engineering Conference, 2017.
[7] R. Ramachandran and M. Nymand, "Effectively paralleling gan fets to achieve ultra-high efficiency in an isolated dc-dc converter," 2016 Ieee International Conference on Renewable Energy Research and Applications, Icrera 2016, pp. 7884476 , 956-960, 2016.
[8] A. Lidow, J. Strydom, M. de Rooij, and D. Reusch, GaN Transistors for Efficient Power Conversion: Second Edition. Wiley Blackwell, 2014.
[9] R. W. Erickson and D. Maksimovic, Fundamentals of power electronics. Kluwer Academic Publishers,, 2001.
[10] P. DOWELL, "Effects of eddy currents in transformer windings," Proceedings of the Institution of Electrical Engineerslondon, vol. 113, no. 8, pp. 1387-, 1966.
[11] J. FERREIRA, "Improved analytical modeling of conductive losses in magnetic components," Ieee Transactions on Power Electronics, vol. 9, no. 1, pp. 127-131, 1994.
[12] Z. Ouyang, O. C. Thomsen, and M. A. E. Andersen, "Optimal design and tradeoff analysis of planar transformer in highpower dc-dc converters," I E E E Transactions on Industrial Electronics, vol. 59, no. 7, pp. 2800-2810, 2012.
[13] R. Pittini, Z. Zhang, and M. A. E. Andersen, "High current planar transformer for very high efficiency isolated boost dcdc converters," Proceedings of the 2014 International Power Electronics Conference, pp. 3905-3912, 2014.


[^0]:    General rights
    Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

    - Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
    - You may not further distribute the material or use it for any profit-making activity or commercial gain
    - You may freely distribute the URL identifying the publication in the public portal

    If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

