

**UCC Library and UCC researchers have made this item openly available.  
Please [let us know](#) how this has helped you. Thanks!**

<b>Title</b>	Evaluation of border traps and interface traps in HfO <sub>2</sub> /MoS <sub>2</sub> gate stacks by capacitance - voltage analysis
<b>Author(s)</b>	Khosravi, Ava; Azcatl, Angelica; Bolshakov, Pavel; Mirabelli, Gioele; Zhao, Peng; Caruso, Enrico; Hinkle, Christopher L.; Hurley, Paul K.; Wallace, Robert M.; Young, Chadwin D.
<b>Publication date</b>	2018
<b>Original citation</b>	Zhao, P., Khosravi, A., Azcatl, A., Bolshakov, P., Mirabelli, G., Caruso, E., Hinkle, C. L., Hurley, P. K., Wallace, R. M., Young, C. D. (2018) 'Evaluation of border traps and interface traps in HfO <sub>2</sub> /MoS <sub>2</sub> gate stacks by capacitance - voltage analysis', 2D Materials. doi:10.1088/2053-1583/aab728
<b>Type of publication</b>	Article (peer-reviewed)
<b>Link to publisher's version</b>	<a href="http://dx.doi.org/10.1088/2053-1583/aab728">http://dx.doi.org/10.1088/2053-1583/aab728</a> Access to the full text of the published version may require a subscription.
<b>Rights</b>	© 2018, IOP Publishing Ltd. This Accepted Manuscript is available for reuse under a CC BY-NC-ND 3.0 licence. <a href="https://creativecommons.org/licenses/by-nc-nd/3.0">https://creativecommons.org/licenses/by-nc-nd/3.0</a>
<b>Embargo information</b>	Access to this article is restricted until 12 months after publication by request of the publisher.
<b>Embargo lift date</b>	2019-03-21
<b>Item downloaded from</b>	<a href="http://hdl.handle.net/10468/5692">http://hdl.handle.net/10468/5692</a>

Downloaded on 2019-12-02T13:47:34Z

ACCEPTED MANUSCRIPT

## Evaluation of border traps and interface traps in HfO<sub>2</sub>/MoS<sub>2</sub> gate stacks by capacitance - Voltage analysis

To cite this article before publication: Peng Zhao *et al* 2018 *2D Mater.* in press <https://doi.org/10.1088/2053-1583/aab728>

### Manuscript version: Accepted Manuscript

Accepted Manuscript is “the version of the article accepted for publication including all changes made as a result of the peer review process, and which may also include the addition to the article by IOP Publishing of a header, an article ID, a cover sheet and/or an ‘Accepted Manuscript’ watermark, but excluding any other editing, typesetting or other changes made by IOP Publishing and/or its licensors”

This Accepted Manuscript is © 2018 IOP Publishing Ltd.

During the embargo period (the 12 month period from the publication of the Version of Record of this article), the Accepted Manuscript is fully protected by copyright and cannot be reused or reposted elsewhere.

As the Version of Record of this article is going to be / has been published on a subscription basis, this Accepted Manuscript is available for reuse under a CC BY-NC-ND 3.0 licence after the 12 month embargo period.

After the embargo period, everyone is permitted to use copy and redistribute this article for non-commercial purposes only, provided that they adhere to all the terms of the licence <https://creativecommons.org/licenses/by-nc-nd/3.0>

Although reasonable endeavours have been taken to obtain all necessary permissions from third parties to include their copyrighted content within this article, their full citation and copyright line may not be present in this Accepted Manuscript version. Before using any content from this article, please refer to the Version of Record on IOPscience once published for full citation and copyright details, as permissions will likely be required. All third party content is fully copyright protected, unless specifically stated otherwise in the figure caption in the Version of Record.

View the [article online](#) for updates and enhancements.

# Evaluation of Border Traps and Interface Traps in HfO<sub>2</sub>/MoS<sub>2</sub> Gate Stacks by Capacitance - Voltage Analysis

Peng Zhao,<sup>1,2</sup> Ava Khosravi,<sup>1</sup> Angelica Azcatl,<sup>1</sup> Pavel Bolshakov,<sup>1</sup> Gioele Mirabelli,<sup>3</sup> Enrico Caruso,<sup>3</sup>  
Christopher L. Hinkle,<sup>1</sup> Paul K. Hurley,<sup>3</sup> Robert M. Wallace,<sup>1</sup> and Chadwin D. Young<sup>\*,1,2</sup>

<sup>1.</sup> *Department of Materials Science and Engineering, The University of Texas at Dallas, 800 W Campbell Rd., Richardson, Texas 75080, USA*

<sup>2.</sup> *Department of Electrical and Computer Engineering, The University of Texas at Dallas, 800 W Campbell Rd., Richardson, Texas 75080, USA*

<sup>3.</sup> *Tyndall National Institute, Department of Chemistry, University of College Cork, Lee Maltings, Dyke Parade, Cork, Ireland*

\* E-mail: [chadwin.young@utdallas.edu](mailto:chadwin.young@utdallas.edu)

**Abstract** Border traps and interface traps in HfO<sub>2</sub>/few-layer MoS<sub>2</sub> top-gate stacks are investigated by C-V characterization. Frequency dependent C-V data shows dispersion in both the depletion and accumulation regions for the MoS<sub>2</sub> devices. The border trap density is extracted with a distributed model, and interface traps are analyzed using the high-low frequency and multi-frequency methods. The physical origins of interface traps appear to be caused by impurities/defects in the MoS<sub>2</sub> layers, performing as band tail states, while the border traps are associated with the dielectric, likely a consequence of the low-temperature deposition. This work provides a method of using multiple C-V measurements and analysis techniques to analyze the behavior of high-k/TMD gate stacks and deconvolute border traps from interface traps.

**Keywords:** transition metal dichalcogenides (TMDs), border traps, interface traps, HfO<sub>2</sub> / MoS<sub>2</sub>, capacitance - voltage (C-V)

**Introduction** Recently, transition metal dichalcogenides (TMDs) have attracted wide attention due to their unique properties [1]. The “2-dimensional” structures, and energy bandgaps that are comparable to Si [2], make these materials promising for field effect transistor (FET) applications and possible deep scaling beyond Si [3]. TMD-based transistors, such as single-layer to few-layer MoS<sub>2</sub> transistors, have been demonstrated with high mobility, low subthreshold slope, and excellent on/off ratios [4,5]. Also, flexible electronics is a promising application for these TMD materials, considering their extraordinary mechanical properties [6]. The relatively inert surface of MoS<sub>2</sub>, however, prevents the formation of a uniform dielectric layer on the MoS<sub>2</sub> [7], which makes sub-10 nm high-k layer deposition difficult without proper surface preparation. A promising surface functionalization method – exposing the TMD surface to UV-O<sub>3</sub> [8,9] – has been reported, to enable the deposition of a smooth, pin-hole-free sub-10 nm high-k dielectric layer on TMDs. However, the low temperature high-k deposition process is anticipated to result in border traps as well, which are defined as near-interfacial oxide traps [10].


Capacitance - voltage (C-V) measurements are a relatively fast and robust electrical characterization method to probe interface traps and dielectric border traps. To apply C-V techniques to few-layer TMDs, a gated area large enough to ensure a good signal-to-noise ratio is required, and series resistance [11] must also be considered to enable reliable measurements and analysis. Frequency-dependent C-V has been reported recently [12–14] to extract the interface trap density ( $D_{it}$ ) in back-gated [12] and top-gated [13,14] MoS<sub>2</sub> devices, but the characterization and analysis of border traps associated with such high-k/MoS<sub>2</sub> devices by C-V techniques has not been reported previously.

In this work, border traps and interface traps in HfO<sub>2</sub>/few-layer MoS<sub>2</sub> top-gate stacks are investigated by C-V characterization. Frequency dependent C-V data shows “dispersion” in both

1  
2  
3 the depletion and accumulation regions of C-V curves. A model of distributed border traps [15–  
4 17] (commonly used in III-V/high-k devices) is used to fit the MoS<sub>2</sub> C-V data and explain the  
5 dispersion in accumulation. Furthermore, the interface traps ( $D_{it}$ ) and trap time constant ( $\tau_{it}$ ) in  
6 HfO<sub>2</sub>/MoS<sub>2</sub> gate stacks are analyzed [13,18] to demonstrate a procedure to identify and  
7 differentiate those various trap effects based on C-V measurements of MoS<sub>2</sub> devices.  
8  
9

10  
11  
12 **Experiments** Few-layer MoS<sub>2</sub> transistors were used as the test structure [19] for the electrical  
13 characterization in this work. The MoS<sub>2</sub> thicknesses studied here ranged from 5-10 layers (3-6  
14 nm). A detailed procedure of flake selection and device fabrication has been reported in our  
15 previous work.[19,20] MoS<sub>2</sub> flakes were mechanically exfoliated [4] from a commercial  
16 synthetic crystal and transferred onto SiO<sub>2</sub>/Si substrates, where the thickness of thermal SiO<sub>2</sub> was  
17 270nm. By using conventional photolithography, Au/Ti (100/20 nm) source/drain (S/D) regions  
18 were deposited by e-beam evaporation at  $2 \times 10^{-6}$  Torr, followed by a lift-off process. An ultra-  
19 high vacuum anneal was performed to remove contaminants from the MoS<sub>2</sub> surface [20]. Prior to  
20 HfO<sub>2</sub> deposition, the MoS<sub>2</sub> surface was treated by UV-O<sub>3</sub> [8] to enable a smooth, pin-hole-free  
21 high-k dielectric layer. A 9.3 nm HfO<sub>2</sub> layer (measured by ellipsometry) was deposited at 200°C  
22 with atomic layer deposition (ALD) immediately after the treatment without breaking vacuum.  
23 The gate was formed by photolithographic definition and Au/Cr (100/20nm) metal deposition  
24 with a lift-off procedure. A 400°C forming gas (5% H<sub>2</sub> in a balance of N<sub>2</sub>) anneal was performed  
25 for 60 minutes to complete device fabrication [20]. Electrical measurements in this work were  
26 performed using a Keithley 4200 Semiconductor Characterization System and an Agilent  
27 E4980A LCR meter at room temperature (25°C) in a shielded probe station. The source and drain  
28 of a transistor were connected together as the negative electrode and the gate was the positive  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60

electrode with the back-gate disconnected from the measurement (Fig. 1a). Variable frequency C-V measurements were conducted to investigate the high-k gate stacks.



**Figure 1.** C-V characterization on an HfO<sub>2</sub>/MoS<sub>2</sub> top-gated stack. Gated area:  $1.02 \times 10^{-6} \text{ cm}^2$  ( $W \times L = 10.6 \text{ } \mu\text{m} \times 9.6 \text{ } \mu\text{m}$ ). (a) Schematic cross section of the top-gated MoS<sub>2</sub> device in this work. (b) Measured capacitance in the frequency range 1kHz to 1MHz. (c) C-V data and series resistance model. Multiple  $r_s$  values are assumed, but they cannot fit the observed dispersion.


**Results and Discussion** A frequency-dependent C-V plot for a HfO<sub>2</sub>/MoS<sub>2</sub> gate stack is shown in Fig. 1b. The gated area is  $1.02 \times 10^{-6} \text{ cm}^2$  ( $W \times L = 10.6 \text{ } \mu\text{m} \times 9.6 \text{ } \mu\text{m}$ ). The

1  
 2  
 3 corresponding I-V characteristics of this transistor are shown in supplementary data Fig S.1. The  
 4  
 5 capacitance measured from 1 kHz - 1 MHz shows n-type (electron) response, with the  
 6  
 7 accumulation region in a voltage range from -0.5 V to 2 V. The few-layer MoS<sub>2</sub> flake is fully  
 8  
 9 depleted at about -2V, with flat C-V curves shown in high frequencies at -2V. Note that the C-V  
 10  
 11 curves show an apparent frequency dispersion in the accumulation region. The separation  
 12  
 13 between each curve is almost constant with each decade of frequency, the same as that detected  
 14  
 15 for III-V/high-k devices [21–23]. Thus, a traditional three-element model [24] cannot explain  
 16  
 17 this frequency-dependent behavior (Fig. 1c.), where the capacitance is supposed to drop rapidly  
 18  
 19 with an  $\omega^{-2}$  dependence due to series resistance and dielectric leakage. Yuan et al. reported a  
 20  
 21 distributed border trap model [15,16] to explain the dispersion in accumulation. In that model,  
 22  
 23 border traps *in the dielectric a relatively short distance from the interface* [10] can capture  
 24  
 25 carriers in the semiconductor after a tunneling process. Since the tunneling time constant  
 26  
 27 exponentially increases with the separation between border traps and the interface, the applied  
 28  
 29 frequency can significantly affect the impedance response. This distributed border trap model is  
 30  
 31 applied to the MoS<sub>2</sub> devices in our work by the equivalent circuit shown in Figure 2a that  
 32  
 33 includes border trap effects in the measured admittance through the differential equation [16]  
 34  
 35  
 36  
 37  
 38  
 39  
 40


$$\frac{dY}{dx} = -\frac{Y^2}{j\omega\epsilon_r\epsilon_0} + \frac{q^2 N_{bt} \ln(1+j\omega\tau_0 e^{2\kappa x})}{\tau_0 e^{2\kappa x}}; \kappa = \sqrt{2m^*E_b}/\hbar \quad (1)$$

41  
 42 where  $N_{bt}$  is the density of border traps (in #/cm<sup>3</sup>/Joule),  $\omega=2\pi f$  is the measurement frequency,  $\tau_0$   
 43  
 44 is the trap time constant at the interface,  $\kappa$  is the attenuation coefficient,  $\epsilon_r$  and  $m^*$  are the relative  
 45  
 46 permittivity and effective electron mass in HfO<sub>2</sub>, respectively, and  $E_b$  is the conduction band  
 47  
 48 offset of the dielectric/semiconductor interface. By solving this differential equation, the  
 49  
 50 capacitance and conductance can be extracted from the admittance Y. The experimentally  
 51  
 52  
 53  
 54  
 55  
 56  
 57  
 58  
 59  
 60

measured data and the simulations from this model are compared in Figs. 2b and 2c. With the parameters shown in Table 1, the measured capacitance and conductance at 2V are able to provide a robust fit to the measured data, with a border trap density of  $N_{bt} = 3.2 \times 10^{20} \text{ cm}^{-3} \text{ eV}^{-1}$ . This is in the same range of reported  $N_{bt}$  values in high-k/III-V gate stacks [25]. The low-temperature ALD may be the cause of the  $N_{bt}$  in the  $\text{HfO}_2$  dielectric layer. The distributed border trap model provides a reliable way of  $N_{bt}$  extraction of TMD-based devices with high-k dielectrics. The model is valid from accumulation to near flat-band voltage [16]. The border trap density is extracted in the accumulation region where they have the largest impact in this work. In the depletion region, because the tunneling time would be extremely large due to low electron density, the border traps have minimal impact.









**Figure 2.** Border trap density extraction from capacitance and conductance. (a) Equivalent circuit of admittance measurement including border trap effect; (b), (c) Capacitance and conductance modeling and data fitting with distributed border trap model.  $N_{bt} = 3.2 \times 10^{20} \text{ cm}^{-3} \text{ eV}^{-1}$  is extracted.

**Table 1.** Parameters used in distributed border trap model

$\tau_0$ (s)	$\epsilon_r$ [26]	$m^*$ ( $\times m_0$ ) [27]	$E_b$ (eV) [7]	$\kappa$ ( $\text{nm}^{-1}$ )	$t_{\text{ox}}$ (nm)	$C_{\text{MoS}_2}$ ( $\mu\text{F}/\text{cm}^2$ )
$1.0 \times 10^{-7}$	13	0.15	2.1	2.9	9.3	3.3





**Figure 3.** Extraction and deconvolution of  $N_{\text{bt}}$  and  $D_{\text{it}}$ , from C-V characterization. Gated area:  $1.09 \times 10^{-6} \text{ cm}^2$  ( $W \times L = 12.4 \mu\text{m} \times 8.8 \mu\text{m}$ ). (a) Frequency dependent C-V showing response of  $N_{\text{bt}}$  and  $D_{\text{it}}$ . (b)  $N_{\text{bt}} = 2.9 \times 10^{20} \text{ cm}^{-3}\text{eV}^{-1}$ , extracted by distributed border trap model at  $V_{\text{GS}}=1 \text{ V}$ . (c)  $D_{\text{it}}$  and  $\tau_{\text{it}}$  extraction using the multi-frequency method. This C-F figure clearly shows a transition frequency at each voltage, suggesting interface trap time constants. At low frequencies and positive  $V_{\text{GS}}$ , response of border traps dominates, resulting in imperfect fit. (d) High-low frequency method and multi-frequency method comparison. The difference in trap density shown between 0 V to 0.5 V is caused by border trap response at lower frequencies. The inset figure shows the extracted  $\tau_{\text{it}}$ .

Next, we show a method to differentiate the effects between interface traps and border traps. Capacitance of another sample fabricated with the identical process is shown in Fig.3a. The gated area is  $1.09 \times 10^{-6} \text{ cm}^2$  ( $W \times L = 12.4 \mu\text{m} \times 8.8 \mu\text{m}$ ). In the accumulation region, a border trap response is observed; the capacitance linearly changes with  $\log(\omega)$  at a given voltage. The distributed model is used with the same parameters (Table1), and  $N_{\text{bt}} = 2.9 \times 10^{20} \text{ cm}^{-3}\text{eV}^{-1}$  is extracted (Fig. 3b), which is very close to that extracted from the first sample (Fig.2). In the

depletion region (-0.5 V to 0.5 V), however, the frequency dependent response in the C-V does not follow the border trap model. At a given voltage (e.g. 0 V), the capacitance dispersion is much larger in a certain range of frequency (e.g. 50 kHz-200 kHz) than in other frequency ranges. Fig. 3c shows the capacitance as a function of frequency from -0.4 V to 0.5 V. Usually in MOSCAPs with defective interfaces, interface traps capture/release electrons and generate an interface trap capacitance,  $C_{it}$ , at low frequency. At high frequencies, they no longer respond to the small AC signal and  $C_{it}$  is 0. The transition frequency, where a sharp decrease of capacitance is seen in Fig. 3c, is determined by the interface trap time constant,  $\tau_{it}$ . Similar C-V response for MoS<sub>2</sub> devices was also reported by other researchers [13]. An equivalent circuit including  $C_{it}$  is shown in the inset of Fig. 3d, where  $C_{it}$  is given below, considering a distribution of defect levels in the bandgap [28]:


$$C_{it} = qD_{it} \cdot (\omega\tau_{it})^{-1} \cdot \tan^{-1}(\omega\tau_{it}) \quad (2)$$

where  $D_{it}$  is the density of interface traps (in #/cm<sup>2</sup>/eV). The calculated capacitance is compared with the measured 1k-1MHz data in Fig. 3c, utilizing  $D_{it}$  and  $\tau_{it}$  both as fitting parameters. The extracted peak  $D_{it}$  is  $3.5 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$  for this device, and  $\tau_{it}$  ranges from 1 to 100  $\mu\text{s}$  range, depending on the gate voltage (Fig. 3d). The high-low frequency method [24] is also used to extract the trap density  $D_t$  (Fig. 3d) using

$$C_t = \left( \frac{1}{C_{LF}} - \frac{1}{C_{ox}} \right)^{-1} - \left( \frac{1}{C_{HF}} - \frac{1}{C_{ox}} \right)^{-1}; D_t = C_t/q \quad (3)$$

where  $C_t$  is the capacitance of traps,  $C_{LF}$  and  $C_{HF}$  are the measured capacitances at the lowest and highest frequencies used in the measurements. The high-low frequency method detects all traps (e.g. interface traps, border traps, bulk traps) that can be electrically stimulated by the AC signal within the ranges of the applied frequency and voltage. The extracted trap density overlaps with


1  
2  
3 the above “multi-frequency extracted”  $D_{it}$  from -0.5 V to 0V but deviates from it between 0 V  
4 and 0.5 V. In fact, if one considers all the four figures together (Fig. 3a-d), one can find that in  
5  
6 Fig. 3a, the C-V curves start to have an additional low-frequency response from 0 V to 0.5 V due  
7  
8 to the existence of border traps. The measured capacitance continues to increase with decreasing  
9  
10 frequency indicating that border traps begin to dominate the C-V frequency response when  $V_{GS}$   
11  
12 is greater than 0V. In the case of the high-low frequency method, where capacitance at only two  
13  
14 frequencies are utilized, the results contain an extracted trap density that is comprised of  $D_{it}$  in  
15  
16 addition to all of the  $N_{bt}$  that can respond to the 1kHz-1MHz AC signals. The multi-frequency  
17  
18 model, on the other hand, simultaneously fits many more than two frequencies. To accurately fit  
19  
20 the measured capacitance in the high frequency range (Fig. 3c), only  $D_{it}$  is utilized since border  
21  
22 trap response is minimal at those frequencies. However, the measured low-frequency data  
23  
24 deviates from the low-frequency simulation using the  $D_{it}$ -only multi-frequency model. The  
25  
26 difference between the measured and modeled data therefore provides an estimate of the border  
27  
28 trap density. This can be seen in Fig. 3d, where both extraction methods provide quite similar  $D_{it}$   
29  
30 values in the regime where  $D_{it}$  dominates (Fig. 3a, between -0.5 V to ~0 V). Then, the deviation  
31  
32 between the  $D_{it}$ -only multi-frequency and high-low methods (between ~0 V to 0.5 V) can be  
33  
34 used to estimate the  $N_{bt}$  contribution that responds at lower frequencies.  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60



**Figure 4.** TCAD simulation [31] to study the channel resistance. C-F response in the depletion region for a trap-free MoS<sub>2</sub> transistor with  $\mu=10 \text{ cm}^2/\text{V}\cdot\text{s}$  and  $n_{\text{doping}} = 10^{17} \text{ cm}^{-3}$  is shown. The C-F trends have a significant difference than the trends caused by  $D_{\text{it}}$  (figure 3c). Furthermore, the locus of the corner frequency, as the bias moves from depletion to accumulation in the simulations, is opposite to what is seen experimentally. More details are provided in Figure S4.

Since a distributed channel resistance [29,30] in thin flakes could exist, which usually causes C-V frequency dispersion and lead to an overestimation of the  $D_{\text{it}}$ . Thus, we study the resistance effect carefully using a model reported in the literature [30] and the continuum-based Synopsys TCAD simulator Sentaurus Device [31]. Details are shown in the supplementary figures S3 and S4. The simulated C – F shows a plateau region followed by a fast decrease in capacitance with  $\log (F)$  with a clear -2 gradient for any mobility or carrier concentration (here only the case of  $\mu=10 \text{ cm}^2/\text{V}\cdot\text{s}$  and  $n_{\text{doping}} = 10^{17} \text{ cm}^{-3}$  is shown in figure 4). The capacitance decreases toward

zero fast at higher frequencies in both depletion and accumulation regions. The experiment data, on the other hand, shows a much slower decreasing trend of the capacitance vs. frequency, which is consistent with the  $D_{it}$  model rather than the channel resistance simulation. Also, the locus of the corner frequency as the bias moves from depletion to accumulation in the simulations is opposite to what is seen experimentally. The increase in the corner frequency in the experimental results to higher frequencies as the bias moves from depletion to accumulation is consistent with an interface state response. With the comparison between the simulation and the experimental results on C-V and C-F (Figure S4), it is clear that the channel resistance has little influence on the extraction of electrically active defects in our devices. The absence of the resistance effect can be attributed to a relatively high intrinsic doping ( $10^{18}$ - $10^{19}$   $\text{cm}^{-3}$ ) due to defects and impurities, and possibly an intrinsic mobility that is higher than the field effect mobility which is usually a rough estimation. As better dielectric/TMD interfaces reduce the trap density, the effects of channel resistance could become more apparent; and therefore, have more of an effect in the analysis.




1  
2  
3 **Figure 5.** I-V characteristics and  $D_{it}$  extraction from C-V. (a)  $I_D$ - $V_G$  curves for both samples. (b)  $D_{it}$   
4 extracted from C-V characteristics.  
5  
6  
7

8 The  $I_D$ - $V_G$  characteristics are also studied for both transistors shown in this work, to further  
9 validate the  $D_{it}$  extraction. Fig. 5a shows the  $I_D$ - $V_G$  curves of sample 1 and 2 (referred to C-V  
10 data in Fig.1 and Fig.3, respectively). The gate voltage is normalized to make these two  
11 transistors have the same threshold voltage. The field effect mobility is  $0.63 \text{ cm}^2/\text{V}\cdot\text{s}$  and  $0.32$   
12  $\text{cm}^2/\text{V}\cdot\text{s}$  for each sample, respectively. Fig. 5b shows the corresponding  $D_{it}$  extraction result from  
13 C-V characteristics. It can be clearly seen that the transistor which has lower  $D_{it}$  shows a better  
14 subthreshold slope (SS) and higher On current. However, to accurately calculate the  $D_{it}$  from SS,  
15 accurate knowledge of the capacitance of the  $\text{MoS}_2$  channel ( $C_{\text{MoS}_2}$ ) is needed, which requires  
16 knowing the exact doping density. Without knowing the doping density, the SS should not be  
17 used to calculate the  $D_{it}$  value [24]. Further, since these two  $\text{MoS}_2$  flakes are exfoliated from a  
18 crystal where unintentional doping may not be uniform, it is improper to compare the SS values  
19 quantitatively, as well. But semi-quantitatively, the  $D_{it}$  extracted from C-V, and the SS values,  
20 correspond to each other in good agreement, which validates the  $D_{it}$  extraction methods we use  
21 with C-V characterization.  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40

41 Fig. 6 shows a schematic energy distribution of border traps and interface traps which can be  
42 detected by C-V in our work, in a  $\text{HfO}_2/\text{MoS}_2$  energy band diagram. Since the border trap  
43 density is extracted from the accumulation capacitance, it only represents the density in a narrow  
44 energy range close to the  $\text{MoS}_2$  conduction band edge. Although the distributed model [15,16]  
45 includes an assumption that the border trap density should be uniform through the dielectric film,  
46 the  $N_{bt}$  extracted in this work should mostly represent the trap density within about  $\sim 1.4 \text{ nm}$   
47 away from the  $\text{HfO}_2/\text{MoS}_2$  interface due to the tunneling nature of these traps and the limited  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60

frequency range (supplementary data S5). For  $D_{it}$  extraction, the methods used in this work are only valid when the whole flake is not fully depleted. The time constant  $\tau_{it}$ , shown in Fig. 3d, decreases almost exponentially with increasing voltage, as the C-V detects shallower traps and the electron density is high in the conduction band, enabling faster capture/release of electrons. Meanwhile, the  $D_{it}$  increases from depletion to accumulation region in the C-V characteristics. A plausible explanation would be the existence of a band tail states [13] close to the conduction band.



**Figure 6.** Schematic energy band diagram of Cr/HfO<sub>2</sub>/MoS<sub>2</sub> with border traps and interface traps. (a) In accumulation region, Fermi-level of MoS<sub>2</sub> is close to border trap energy, causing C-V frequency dispersion. (b) In depletion region, Fermi-level of MoS<sub>2</sub> sweeps across interface traps. Shallower traps with shorter  $\tau_{it}$ , are able to react with higher frequency AC signals.

The two devices shown in this work have similar border trap densities (Figs.2b and 3b) but different  $D_{it}$  distributions (Fig. 5b). Since these two MoS<sub>2</sub> flakes were exfoliated from the same synthetic crystal and underwent the same fabrication process, it can be inferred that the physical



1  
2  
3 origin of the interface traps are some pre-existing non-uniform impurities and/or defects [32] in  
4 these flakes, which can vary from device to device. Also, if those defects were sulfur vacancies,  
5 the distribution should be peaked [33], not uniform in energy. In the work by Takenaka et al.[12],  
6 the distribution should be peaked [33], not uniform in energy. In the work by Takenaka et al.[12],  
7 the authors drew a similar conclusion that the  $D_{it}$  is due to defects in the  $\text{MoS}_2$  itself rather than  
8 in the dielectric as they determined the  $D_{it}$  was independent of the dielectric layers used,  
9 although they did attribute the  $D_{it}$  response to sulfur vacancies based on their observed peaked  
10 distribution. On the other hand, there is minimal variation in the extracted border trap density for  
11 each  $\text{MoS}_2$  flake because the  $\text{HfO}_2$  layer is deposited simultaneously on both samples with the  
12 same process. The border traps are likely a consequence of the low ALD temperature, the  
13 deposition rate on  $\text{MoS}_2$ , and the lack of any post-dielectric anneal. There was no post-dielectric  
14 anneal in order to solely investigate the as-fabricated interfacial region after the in-situ  $\text{UV-O}_3$ ,  
15 ALD  $\text{HfO}_2$  deposition.  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30

31 **Conclusion** In summary, border traps and interface traps in  $\text{HfO}_2$ /few-layer  $\text{MoS}_2$  top-gate  
32 stacks are investigated by C-V characterization. With frequency-dependent C-V data, the border  
33 trap density is extracted with a distributed model and interface traps are analyzed using the high-  
34 low frequency and multi-frequency methods. The physical origins of interface traps appear to be  
35 caused by impurities/defects in the  $\text{MoS}_2$  layers, performing as band tail states, while the border  
36 traps are associated with the dielectric, likely a consequence of the low-temperature deposition.  
37 This work provides a method of using multiple C-V measurements and analysis techniques to  
38 analyze the behavior of high-k/TMD gate stacks and deconvolute border traps from interface  
39 traps.  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60

**Supplementary Data** I-V data and microscopic pictures corresponding to C-V characterization; Equivalent circuits for multi-frequency  $D_{it}$  analysis; Channel resistance; Calculation of the tunneling distance at 1 kHz for the border traps.

**Acknowledgments** This work is funded by NSF UNITE US/Ireland R&D Partnership for support under NSF-ECCS-1407765, and Science Foundation Ireland under the US-Ireland R&D Partnership Programme Grant Number SFI/13/US/I2862.

## References

- [1] Chhowalla M, Shin H S, Eda G, Li L-J, Loh K P and Zhang H 2013 The chemistry of two-dimensional layered transition metal dichalcogenide nanosheets *Nat. Chem.* **5** 263–75
- [2] Wang Q H, Kalantar-Zadeh K, Kis A, Coleman J N and Strano M S 2012 Electronics and optoelectronics of two-dimensional transition metal dichalcogenides. *Nat. Nanotechnol.* **7** 699–712
- [3] Desai S B, Madhvapathy S R, Sachid A B, Llinas J P, Wang Q, Ahn G H, Pitner G, Kim M J, Bokor J, Hu C, Wong H-S P and Javey A 2016 MoS<sub>2</sub> transistors with 1-nanometer gate lengths *Science (80-. ).* **354** 99–102
- [4] Radisavljevic B, Radenovic A, Brivio J, Giacometti V and Kis A 2011 Single-layer MoS<sub>2</sub> transistors. *Nat. Nanotechnol.* **6** 147–50
- [5] Kim S, Konar A, Hwang W-S, Lee J H, Lee J, Yang J, Jung C, Kim H, Yoo J-B, Choi J-Y, Jin Y W, Lee S Y, Jena D, Choi W and Kim K 2012 High-mobility and low-power thin-film transistors based on multilayer MoS<sub>2</sub> crystals. *Nat. Commun.* **3** 1011
- [6] Manzeli S, Ovchinnikov D, Pasquier D, Yazyev O V. and Kis A 2017 2D transition metal

- dichalcogenides *Nat. Rev. Mater.* **2** 17033
- [7] McDonnell S, Brennan B, Azcatl A, Lu N, Dong H, Buie C, Kim J, Hinkle C L, Kim M J and Wallace R M 2013 HfO<sub>2</sub> on MoS<sub>2</sub> by atomic layer deposition: Adsorption mechanisms and thickness scalability *ACS Nano* **7** 10354–61
- [8] Azcatl A, McDonnell S, K. C. S, Peng X, Dong H, Qin X, Addou R, Mordi G I, Lu N, Kim J, Kim M J, Cho K and Wallace R M 2014 MoS<sub>2</sub> functionalization for ultra-thin atomic layer deposited dielectrics *Appl. Phys. Lett.* **104** 111601
- [9] Azcatl A, KC S, Peng X, Lu N, McDonnell S, Qin X, de Dios F, Addou R, Kim J, Kim M J, Cho K and Wallace R M 2015 HfO<sub>2</sub> on UV–O<sub>3</sub> exposed transition metal dichalcogenides: interfacial reactions study *2D Mater.* **2** 14004
- [10] Fleetwood D M 1992 “Border traps” in MOS devices *IEEE Trans. Nucl. Sci.* **39** 269–71
- [11] Hagyoul Bae, Choong-Ki Kim, Seung-Bae Jeon, Gwang Hyuk Shin, Eung Taek Kim, Jeong-Gyu Song, Youngjun Kim, Dong-Il Lee, Hyungjun Kim, Sung-Yool Choi, Kyung Cheol Choi and Yang-Kyu Choi 2016 A Separate Extraction Method for Asymmetric Source and Drain Resistances Using Frequency-Dispersive C-V Characteristics in Exfoliated MoS<sub>2</sub> FET *IEEE Electron Device Lett.* **37** 231–3
- [12] Takenaka M, Ozawa Y, Han J and Takagi S 2016 Quantitative evaluation of energy distribution of interface trap density at MoS<sub>2</sub> MOS interfaces by the Terman method *IEEE Int. Electron Devices Meet.* 139–42
- [13] Zhu W, Low T, Lee Y-H, Wang H, Farmer D B, Kong J, Xia F and Avouris P 2014 Electronic transport and device prospects of monolayer molybdenum disulphide grown by chemical vapour deposition. *Nat. Commun.* **5** 3087

- [14] Park S, Kim S Y, Choi Y, Kim M, Shin H, Kim J and Choi W 2016 Interface Properties of Atomic-Layer-Deposited Al<sub>2</sub>O<sub>3</sub> Thin Films on Ultraviolet/Ozone-Treated Multilayer MoS<sub>2</sub> Crystals *ACS Appl. Mater. Interfaces* **8** 11189–93
- [15] Yuan Y, Wang L, Yu B, Shin B, Ahn J, McIntyre P C, Asbeck P M, Rodwell M J W and Taur Y 2011 A Distributed Model for Border Traps in Al<sub>2</sub>O<sub>3</sub> - InGaAs MOS Devices *IEEE Electron Device Lett.* **32** 485–7
- [16] Yuan Y, Yu B, Ahn J, McIntyre P C, Asbeck P M, Rodwell M J W and Taur Y 2012 A Distributed Bulk-Oxide Trap Model for Al<sub>2</sub>O<sub>3</sub> InGaAs MOS Devices *IEEE Trans. Electron Devices* **59** 2100–6
- [17] Taur Y, Chen H-P, Xie Q, Ahn J, McIntyre P C, Lin D, Vais A and Veksler D 2015 A Unified Two-Band Model for Oxide Traps and Interface States in MOS Capacitors *IEEE Trans. Electron Devices* **62** 813–20
- [18] Zhao P, Azcatl A, Gomeniuk Y Y, Bolshakov P, Schmidt M, McDonnell S J, Hinkle C L, Hurley P K, Wallace R M and Young C D 2017 Probing Interface Defects in Top-Gated MoS<sub>2</sub> Transistors with Impedance Spectroscopy *ACS Appl. Mater. Interfaces* **9** 24348–56
- [19] Zhao P, Azcatl A, Bolshakov-Barrett P, Wallace R M, Young C D and Hurley P K 2016 Top-gated MoS<sub>2</sub> capacitors and transistors with high-k dielectrics for interface study *2016 International Conference on Microelectronic Test Structures (ICMTS)* vol 2016–May (IEEE) pp 172–5
- [20] Zhao P, Azcatl A, Bolshakov P, Moon J, Hinkle C L, Hurley P K, Wallace R M and Young C D 2017 Effects of annealing on top-gated MoS<sub>2</sub> transistors with HfO<sub>2</sub> dielectric *J. Vac. Sci. Technol. B, Nanotechnol. Microelectron. Mater. Process. Meas. Phenom.* **35**01A118
- [21] O'Connor É, Monaghan S, Long R D, O'Mahony A, Povey I M, Cherkaoui K, Pemble M E,

- 1  
2  
3 Brammertz G, Heyns M, Newcomb S B, Afanas'ev V V. and Hurley P K 2009 Temperature and  
4 frequency dependent electrical characterization of HfO<sub>2</sub>/In<sub>x</sub>Ga<sub>1-x</sub>As interfaces using  
5 capacitance-voltage and conductance methods *Appl. Phys. Lett.* **94** 102902  
6  
7  
8  
9  
10 [22] Stemmer S, Chobpattana V and Rajan S 2012 Frequency dispersion in III-V metal-oxide-  
11 semiconductor capacitors *Appl. Phys. Lett.* **100** 233510  
12  
13  
14  
15 [23] Galatage R V., Zhernokletov D M, Dong H, Brennan B, Hinkle C L, Wallace R M and Vogel E  
16 M 2014 Accumulation capacitance frequency dispersion of III-V metal-insulator-semiconductor  
17 devices due to disorder induced gap states *J. Appl. Phys.* **116** 14504  
18  
19  
20  
21  
22 [24] Schroder D K 2005 *Semiconductor Material and Device Characterization* (Hoboken, NJ, USA:  
23 John Wiley & Sons, Inc.)  
24  
25  
26  
27 [25] Chen H P, Ahn J, McIntyre P C and Taur Y 2013 Comparison of bulk-oxide trap models: Lumped  
28 versus distributed circuit *IEEE Trans. Electron Devices* **60** 3920–4  
29  
30  
31  
32 [26] Zhao P, Vyas P B, McDonnell S, Bolshakov-Barrett P, Azcatl A, Hinkle C L, Hurley P K,  
33 Wallace R M and Young C D 2015 Electrical characterization of top-gated molybdenum disulfide  
34 metal-oxide-semiconductor capacitors with high-k dielectrics *Microelectron. Eng.* **147** 151–4  
35  
36  
37  
38 [27] Hinkle C L, Fulton C, Nemanich R J and Lucovsky G 2004 A novel approach for determining the  
39 effective tunneling mass of electrons in HfO<sub>2</sub> and other high-K alternative gate dielectrics for  
40 advanced CMOS devices *Microelectron. Eng.* **72** 257–62  
41  
42  
43  
44  
45 [28] Nicollian E H and Brews J R 1982 *MOS (Metal Oxide Semiconductor) Physics and Technology*  
46 (John Wiley & Sons, Inc.)  
47  
48  
49  
50 [29] Greve D W and Hay V R 1987 Interpretation of capacitance-voltage characteristics of  
51 polycrystalline silicon thin-film transistors *J. Appl. Phys.* **61** 1176–80  
52  
53  
54  
55  
56  
57  
58  
59  
60

- 1  
2  
3 [30] Guo X, Wang M and Han Z 2016 A Frequency-Dependent Capacitance–Voltage Model for Thin-  
4 Film Transistors *IEEE Trans. Electron Devices* **63** 1666–73  
5  
6  
7  
8 [31] Synopsys Inc. CA, USA, Sentaurus Device User Guide (2015)  
9  
10  
11 [32] Addou R, McDonnell S, Barrera D, Guo Z, Azcatl A, Wang J, Zhu H, Hinkle C L, Quevedo-  
12 Lopez M, Alshareef H N, Colombo L, Hsu J W P and Wallace R M 2015 Impurities and  
13 Electronic Property Variations of Natural MoS<sub>2</sub> Crystal Surfaces *ACS Nano* **9** 9124–33  
14  
15  
16  
17  
18 [33] Qiu H, Xu T, Wang Z, Ren W, Nan H, Ni Z, Chen Q, Yuan S, Miao F, Song F, Long G, Shi Y,  
19 Sun L, Wang J and Wang X 2013 Hopping transport through defect-induced localized states in  
20 molybdenum disulphide *Nat. Commun.* **4** 1–6  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60