

A Two-Step Absorber Deposition Approach To Overcome Shunt Losses in Thin-Film Solar Cells: Using Tin Sulfide as a Proof-of-Concept Material System

The Harvard community has made this article openly available. <u>Please share</u> how this access benefits you. Your story matters

Citation	Steinmann, Vera, Rupak Chakraborty, Paul H. Rekemeyer, Katy Hartman, Riley E. Brandt, Alex Polizzotti, Chuanxi Yang, et al. 2016. "A Two-Step Absorber Deposition Approach To Overcome Shunt Losses in Thin-Film Solar Cells: Using Tin Sulfide as a Proof-of- Concept Material System." ACS Applied Materials & Interfaces 8 (34) (August 31): 22664–22670. doi:10.1021/acsami.6b07198.
Published Version	10.1021/acsami.6b07198
Citable link	http://nrs.harvard.edu/urn-3:HUL.InstRepos:28553791
Terms of Use	This article was downloaded from Harvard University's DASH repository, and is made available under the terms and conditions applicable to Open Access Policy Articles, as set forth at http:// nrs.harvard.edu/urn-3:HUL.InstRepos:dash.current.terms-of- use#OAP

A two-step absorber deposition approach to overcome shunt losses in thin film solar cells: using tin sulfide as a proof-of-concept materials system

3

4 <u>Authors:</u> Vera Steinmann^{1a}, Rupak Chakraborty¹, Paul Rekemeyer¹, Katy Hartman¹, Riley E.

5 Brandt¹, Alex Polizzotti¹, Chuanxi Yang², Tom Moriarty³, Silvija Gradečak¹, Roy G. Gordon²

- and Tonio Buonassisi^{1,b}
- 8 ^avsteinma@mit.edu
- 9 ^bbuonassisi@mit.edu
- 10 ¹Massachusetts Institute of Technology, Cambridge, MA 02139, USA
- ²Department of Chemistry and Chemical Biology, Harvard University, Cambridge, MA 02138
 USA
- 12 USA
- ³National Renewable Energy Laboratory, Golden, Colorado 80401, USA
 14

15 Abstract

16 As novel absorber materials are developed and screened for their photovoltaic (PV) properties, the 17 challenge remains to reproducibly test promising candidates for high-performing PV devices. Many early-stage devices are prone to device shunting due to pinholes in the absorber layer, 18 19 producing "false negative" results. Here, we demonstrate a device engineering solution towards a robust device architecture, using a two-step absorber deposition approach. We use tin sulfide (SnS) 20 as a test absorber material. The SnS bulk is processed at high temperature (400°C) to stimulate 21 22 grain growth, followed by a much thinner, low-temperature (200°C) absorber deposition. At lower process temperature, the thin absorber overlayer contains significantly smaller, densely packed 23 24 grains, which are likely to provide a continuous coating and fill pinholes in the underlying absorber 25 bulk. We compare this two-step approach to the more standard approach of using a semi-insulating buffer layer directly on top of the annealed absorber bulk, and demonstrate a more than 3.5x 26 27 superior shunt resistance $R_{\rm sh}$ with smaller standard error $\sigma_{R_{\rm sh}}$. Electron-beam induced current (EBIC) measurements indicate a lower density of pinholes in the SnS absorber bulk when using 28 29 the two-step absorber deposition approach. We correlate those findings to improvements in the 30 device performance and device performance reproducibility. 31

32 **1. Introduction**

33 The rapid performance improvement of lead halide perovskite solar cells has spurred the search for non-toxic, earth-abundant perovskite-inspired photovoltaic (PV) materials.^{1–3} To validate the 34 PV potential of these candidates, it remains an important challenge to demonstrate high-35 performing PV devices. Many early-stage devices based on new-emerging perovskite-inspired 36 absorber materials are prone to device shunting due to pinholes in the absorber layer, caused by 37 unoptimized fabrication processes.^{4–6} There is the danger that early-stage low power conversion 38 39 efficiencies (PCE) due to shunting effects may contribute to "false negative" results. Hence, there is an urgent need to engineer more robust device architectures that allow for rapid PV device 40 performance testing of novel absorbers without sacrificing device performance due to shunting 41 42 losses. Yokoyama et al. have recently introduced a modified vapor assisted solutions processing method for more uniform and pinhole-free thin film fabrication via solution.⁷ Pinhole treatments 43 in thin films has previously been developed for large area amorphous silicon⁸ as well as cadmium 44 45 telluride solar cells⁹.

1 Tin sulfide is a promising, emerging thin film absorber candidate; tin (Sn) and sulfur (S) are both 2 scalable and non-toxic constituents. The SnS molecule congruently evaporates as one molecule at temperatures below 600°C, allowing for potentially low manufacturing costs. Due to its high 3 optical absorption coefficient in the visible spectrum (> 10^5 cm⁻¹),¹⁰⁻¹² film thicknesses below 1 4 um are sufficient to absorb most of the incident sunlight. Despite its promising PV properties, 5 6 devices based on SnS are still underperforming compared to the theoretical maximum efficiency of 32%, assuming a bandgap of 1.1 eV.¹³ In recent years NREL certified record efficiencies of η 7 = 3.88% and n = 4.36% have been achieved via thermal evaporation (TE) and atomic layer 8 9 deposition (ALD), respectively.^{14,15}

- 10 A performance loss analysis of TE SnS solar cells suggests that the device performance and 11 performance reproducibility of TE SnS solar cells is affected by a low shunt resistance $R_{\rm sh}$ (74 Ω 12 cm²), which reduces the fill factor (FF) and open-circuit voltage $V_{\rm OC}$.¹⁴ The low shunt resistance 13 might result from pinholes in the SnS bulk and current pathways around the edges of the device.¹⁴
- 14 Experimental data of identically fabricated one-step deposition baseline devices indeed reveals a
- 15 correlation between the shunt resistance and the V_{OC} , as shown in Figure 1. A low $R_{\rm sh} < 200 \,\Omega \,\mathrm{cm}^2$
- 16 limits the V_{OC} potential and reproducibility of the device (see grey-shaded area). For $R_{\rm sh} > 200 \Omega$ 17 cm², the number of devices with a V_{OC} of (330 ± 30) mV significantly increases. Figure 1 reveals
- 18 only observe three outliers with a V_{0C} well below 300 mV for $R_{sh} > 200 \Omega$ cm². Overall, a higher
- 19 shunt resistance enables a higher $V_{\rm OC}$ and improves performance reproducibility. The trend in
- 20 experimental data (blue dots) matches the expected trend seen in device simulations (red line),
- 21 when varying the $R_{\rm sh}$, using a previously developed optoelectronic model¹⁶ with all other device
- 22 parameters kept constant at the values used in reference ¹⁶. In addition, calculations predict a 15%
- relative improvement in the FF and thus in the overall device performance if $R_{\rm sh}$ can be increased to 1000 Ω cm².¹⁴ Hence, a simple but reliable approach towards mitigation of shunt losses in early-
- 25 stage thin film device may allow for rapid material and device evaluation before final device
- 26 optimization is completed, with a reduced risk of "false negatives" from shunting.
- 27

In this work, we investigate the root cause of shunting losses in thin film solar cells and its impact 28 29 on performance and performance reproducibility. We study SnS thin film substrate-style solar 30 cells. We test the hypothesis that many of our solar cells suffer from a low device shunt resistance 31 due to pinholes in the SnS absorber bulk. We use electron-beam induced current (EBIC) 32 measurements to image through-thickness current pathways in the SnS absorber. We demonstrate 33 a two-step absorber deposition approach that appears to block pinholes and thus improves the shunt resistance $R_{\rm sh}$. As a result, we observe enhanced solar cell performance and performance 34 35 reproducibility. This two-step deposition approach is generalizable, and may be applicable to other thin film opto-electronic device structures as a shunt mitigation engineering solution. 36

37

The design of a robust thin film device architecture will be essential for our ongoing work on SnS 38 39 bulk engineering and testing the impact on device performance. The two-step deposition method 40 will allow the use of more conductive buffer layers in substrate-style device configurations. Here, 41 we use tin sulfide as a proof-of-concept materials systems. Device shunting due to pinhole 42 formation has been observed in other polycrystalline thin film materials as well. Novel polycrystalline absorber materials such as antimony selenide (Sb₂Se₃)²⁷ and copper antimony 43 sulfide (CuSbS₂)²⁸ have been successfully applied in photovoltaic devices. However, shunt 44 45 resistances have been reported which may limit the device performance to-date. When exploring 46 novel promising classes of materials for thin film device applications (e.g., nitride semiconductors 1 for solar energy conversion²⁹), it will be important to avoid false-negatives due to device shunting.

2 We believe that the here presented two-step absorber deposition approach (in particular the

3 combination of a high-temperature and subsequent low-temperature step) is generalizable, and

4 may be applicable to a variety of novel thin film materials (potentially even beyond photovoltaic5 applications).

5 6

Figure 1 Open-circuit voltage V_{OC} of identically fabricated SnS one-step deposition baseline devices plotted as a function of the illuminated shunt resistance R_{sh} . An increase in R_{sh} leads to an increase in V_{OC} and a smaller standard error in V_{OC} . The trend in experimental data (blue dots) matches the expected trend seen in device simulations (red line), when varying the R_{sh} , using a previously developed optoelectronic model¹⁶ with all other device parameters kept constant at the values used in reference ¹⁶. The grey shaded area highlights the regime of low R_{sh} resulting in low V_{OC} . For $R_{sh} > 200 \ \Omega \ cm^2$, the number of devices with a V_{OC} of (330 ± 30) mV significantly increases with the exception of only three outliers showing a V_{OC} well below 300 mV.

15

16 17

2. Experimental Methods

SnS substrate-style devices were fabricated on commercial Si/SiO₂ wafers. The wafers were 18 19 cleaned in a hot solvent bath and nitrogen-dried prior to the molybdenum (Mo) back contact deposition. The SnS bulk was deposited in a single-source custom-made thermal evaporator at a 20 substrate temperature of 240 ± 30 °C. Further details on the back contact and absorber bulk 21 deposition can be found in reference ¹⁴. The SnS bulk was annealed for 60 minutes in 4% H₂S in 22 N_2 at 400°C, with a total pressure of 28 ± 1 Torr. For the SnS one-step deposition baseline devices, 23 the thermally evaporated SnS thin film was exposed to ambient air for 24 hours to grow a thin 24 25 SnO_x layer prior to the buffer layer deposition. For the two-step absorber deposition devices, the 26 thermally evaporated SnS thin film was transferred from the annealing furnace to the atomic layer deposition (ALD) chamber. During the transfer the film was exposed to air for less than two 27

minutes. A second thin SnS absorber layer (75 nm) was grown *via* ALD at 200°C before applying the same surface oxidation procedure as to the baseline SnS samples. The *n*-type buffer layer was grown *via* ALD at 120°C on all SnS device samples, comprising 30 nm of nitrogen-doped Zn(O,S) with a S/Zn ratio of 1:14 and 10 nm ZnO. Indium tin oxide (ITO) with a sheet resistance of 40 Ω /sq was sputtered as the transparent top contact, using a shadow mask. Ag fingers and contact

- 6 pads were deposited *via* e-beam evaporation and used for metallization.
- 7

8 The morphology of the SnS thin films was imaged by field-emission scanning electron microscopy 9 (FESEM, Zeiss, Ultra-55). Cross-sectional EBIC measurements were performed at MIT, using an 10 FEI Helios NanoLab dual-beam system equipped with a Point Electronic DISS 5 EBIC system, at 11 an accelerating voltage of 5 kV and beam current of 86 pA. The device cross-section was polished 12 before the EBIC measurement using argon ion milling (JEOL cross section polisher), at an 13 accelerating voltage of 5 kV and argon flow rate of 6 sccm for 4 hours.

14

The solar cells were characterized at room temperature (24.9°C) by current density-voltage (J-V)15 16 and external quantum efficiency (EOE) measurements at MIT, using a Keithley 2400 sourcemeter. The standard illumination of 100 mW cm⁻² was generated by a Newport Oriel 91194 solar 17 simulator with a 1300 W Xe-lamp using an AM1.5G filter, and a Newport Oriel 68951 flux 18 19 controller calibrated by a silicon reference cell equipped with a BK-7 window, certified by the 20 National Renewable Energy Laboratory (NREL). The area of each device is 0.27 cm², defined by the ITO area. The EQE measurements were performed with a PV Measurements Model QEX7 21 tool. In addition, a representative SnS baseline device was characterized with and without a light 22 mask (area of 0.22 cm²) by the cell certification team at NREL. The light mask is used as an 23 additional tool to define the active device area under illumination. Device simulations were 24 performed using a solar cell capacitance simulator (SCAPS).¹⁷ The shunt resistance $R_{\rm sh}$ in the dark 25 26 and under illumination was derived from the slope of the *J-V* curve at zero voltage.

- 27
- 28 29

30 31

3. Results and Discussions

3.1.High-temperature treatment of polycrystalline thin films

High-temperature (HT) treatments have been shown to stimulate grain growth in various 32 polycrystalline thin film absorber materials (e.g., CZTS,¹⁸⁻²⁰, CdTe²¹ and lead halide 33 perovskites²²), contributing to enhanced device performances due to reduced charge carrier 34 35 recombination losses at grain boundaries. Similarly, we have found HT treatments of the SnS 36 absorber films to result in significant grain growth and increased charge carrier transport properties.^{23,24} Figure 2 reveals plan-view and cross-sectional scanning electron micrographs 37 (SEM) comparing small-grained (< 500 nm), as-deposited SnS thin films at 240°C (top row) to 38 large-grained (~ 1μ m), annealed SnS thin films at 400°C in H₂S atmosphere (bottom row). 39

40

41 HT treatments, however, may also cause voids and cracks in the polycrystalline SnS thin films due

to locally unfavorable surface energetics and/or coefficients of thermal expansion. The SEM of
 the annealed SnS thin films suggest some void formation along grain boundaries. The simplified

44 schematics on the left illustrate the effect of HT treatment on the thin film morphology. The as-

44 schematics on the left mustate the effect of HT treatment on the thin min morphology. The as-45 deposited film at low temperature (LT, here 240°C) is densely packed, forming a continuous film.

45 The annealed film at HT exhibits discontinuities due to the formation of holes, cracks and/or

1 isolated voids upon grain growth. Note that these discontinuities upon HT treatment have been 2 observed in SnS thin films independent of the deposition technique (thermal evaporation and 3 atomic layer deposition).²⁵

4

5 When depositing the ALD *n*-type buffer material post absorber treatment, it may fill voids in the 6 underlying HT absorber bulk, providing direct current pathways between the Mo back contact and 7 the *n*-type buffer layer. ALD is known to provide conformal coating even in high-aspect ratio gaps and trenches.²⁶ In the traditional device architectures as used in reference ¹⁴, the choice of buffer 8 layer is thus limited to semi-insulating materials. To enable the use of more conductive buffer layer 9 10 materials, which may promote beneficial interface band bending in the absorber layer, we develop a simple approach to fill voids in the HT SnS bulk. We propose the deposition of a thin, continuous 11 SnS overlayer prior to the buffer deposition. We process the second, thin SnS overlayer (75 nm) 12 via ALD and at a lower temperature (120°C) to grow densely packed small SnS grains. 13

- 14 15
- 16

17 18

Figure 2 Morphology comparison of as-deposited SnS thin films at 240°C (top) and sister samples annealed at 400°C 19 in an H₂S atmosphere. The left: simplified schematics comparing dense packing of smaller grains (< 500 nm) at low-20 temperature (LT) and grain growth as well as void formation at high-temperature (HT). The right: SEM in plan-view 21 and cross-section of SnS thin film before and after H₂S annealing at 400 °C. The scale bar is 500 nm.

22 23

3.2.Two-step absorber deposition approach

24 We use cross-sectional SEM and EBIC to visualize the impact of the two-step deposition approach 25 on pinhole-filling and device shunting. Results are compared to the one-step deposition baseline device. Figure 3 reveals device cross-sections of a representative one-step deposition baseline 26 27 device (Figure 3a) and a representative two-step deposition device (Figure 3b). The SEMs on the 28 left reveal cracks in the annealed SnS bulk in both devices. For the baseline device, the EBIC data 29 shows current collection along the entire length of the crack, implying that the crack in the baseline 30 device becomes a through-thickness current pathway, reducing the shunt resistance of the device. 31 In the two-step deposition device, however, the LT SnS overlayer appears to successfully coat the 32 bottom of the crack in the HT SnS bulk, preventing a detrimental through-thickness current

- 1 pathway. The EBIC data in Figure 3b suggests that the crack is only partially filled by the LT SnS.
- We detect no through-thickness current in EBIC at the location of the through-thickness crack inthe two-step device.
- 3 4

5 Note that Figure 3 shows only a small area of each device, focusing on a representative crack 6 between two large SnS grains. We compared the cross-section of each representative device over 7 a lateral distance of 500 µm. In total we observe ten cracks in the SnS absorber layer in the one-8 step deposition baseline device and six cracks in the two-step absorber deposition device, which 9 may contribute to the device leakage current. In the one-step deposition device, we identify five 10 out of the ten cracks as performance limiting through-thickness current pathways. In the two-step deposition device, however, we observe only one through-thickness current pathway out of six 11 detectable cracks. Based on the present EBIC data, the likelihood of cracks resulting in through-12 13 thickness current pathways is reduced from 50% to 16%. Table I summarizes the numbers of 14 cracks and through-thickness current pathways for both device types.

15

16 The EBIC data indicate a lower through-thickness crack density and lower through-thickness 17 currents in the two-step absorber deposition devices. Since EBIC is a powerful but time-intensive 18 measurement technique, the data presented here do not provide enough statistics to quantify fully 19 the impact of the two-step deposition approach on device shunting, but rather shows a relative 20 comparison within the studied device areas.

21 22

Table I The numbers of cracks and through-thickness current pathways in the SnS absorber bulk that are observed
 in a representative one-step deposition device and two-step deposition device across a total lateral distance of 500 μm.

Device architecture	# of detectable cracks (SEM)	# of through-thickness current pathways (EBIC)
One-step deposition	10	5
Two-step deposition	6	1

Figure 3 Cross-sectional SEM and EBIC measurements of SnS substrate-style devices. a one-step absorber deposition with high-temperature (HT) treatment as applied in the baseline SnS substrate-style device architecture. Cracks in the annealed SnS bulk become preferred through-thickness current pathways, creating pathways of lower resistance between the Mo back contact and the buffer layer and transparent conductive oxide (TCO) on top, as demonstrated in the EBIC image. b two-step absorber deposition approach employing a second, thin SnS overlayer deposited *via* ALD at low-temperature (LT) to fill voids in the HT SnS bulk and to prevent detrimental through-thickness current pathways. Despite the appearance of a crack in the absorber layer, there is no through-thickness EBIC signal that would indicate a shunt pathway. The scale bar is 400 nm.

10 11

12

3.3.Tin sulfide solar cells

Next, we performed current density-voltage (J-V) measurements on eleven identically processed 13 SnS one-step deposition baseline devices and two-step deposition devices. The distribution of J-V14 15 curves measured in the dark and under 1 Sun illumination is shown in Figure 4a and 4b. While both sample sets-baseline (red lines) and two-step deposition (blue lines)-contain one heavily 16 shunted cell each, we observe a broader performance spread across the baseline cells. In Figure 17 18 4c, we compare the *J*-*V* curves of one representative one-step deposition baseline device (red lines) and one two-step deposition device (blue lines), indicating a high V_{OC} of 370 mV and a low leakage 19 current density of 18 nA/cm² in short-circuit condition for the two-step deposition device. The 20 21 solar cell characteristics of the two representative devices from Figure 4c are listed in Table II. Both devices were measured under similar conditions without a light mask at MIT. We observe a 22 5.6% relative improvement in the V_{OC} and 5.1% relative improvement in the FF for the two-step 23 deposition device compared to the one-step deposition baseline device due to improvements in the 24 25 shunt resistance $R_{\rm sh}$ by more than a factor of 3.5 under illumination and a factor of 30 in the dark. 26 The J_{SC} of the two-step deposition device, however, is 3.7% lower relative to the one-step

deposition device. The overall device efficiency reveals a slight improvement by 7% relative from
 3.80% to 4.08% experimentally (see Table II).

3

An independent *J-V* measurement on the representative baseline device was performed at NREL with and without light mask, indicating a 2 - 3% relative decrease in V_{OC} and J_{SC} and a 2 - 3%increase in the FF, when applying the light mask. Comparing the measurements at MIT and at NREL suggests that the J_{SC} measurements at MIT yield an 8.5% overestimate. The V_{OC} and FF

- 8 measurements at MIT and NREL without light mask are within the statistical error.
- 9

10 The shunt resistance R_{sh} was computed from the dark and illuminated *J-V* data in reverse bias for 11 nine identically processed baseline and two-step deposition devices. We compare the light R_{sh} for 12 the HT baseline and the HT+LT two-step deposition device in Figure 4d. We exclude two baseline 13 and two-step deposition devices due to heavy shunting because we attribute the shunting in these 14 cases to macroscopic shunts formed during sample handling. The median light R_{sh} improved from 15 129 Ω cm² for the one-step baseline devices to 469 Ω cm² for the HT+LT two-step deposition 16 devices $\langle \rangle$ for term of 2.5). The median device R_{sh} improved from 124 Ω cm² to 2007 Ω cm² (for term of

- 16 devices (> factor of 3.5). The median dark $R_{\rm sh}$ improved from 134 Ω cm² to 3997 Ω cm² (factor of 30).
- 17 18

For the HT+LT device, we observe a $R_{\rm sh}$ reduction (factor of 8.5) upon illumination, which hints at some voltage-dependent collection efficiency. Note that the HT SnS bulk and the LT SnS

overlayer are processed *via* different deposition techniques (thermal evaporation and atomic layer
 deposition) as well as at different temperatures. This may affect charge collection at the SnS

deposition) as well as at different temperatures. This may affect charge collection at the SnS absorber/buffer interface. Overall, the narrower distribution of the light $R_{\rm sh}$ indicates an improved

- 24 performance reproducibility for the HT+LT devices with standard errors σ_{Rsh} of 21 Ω cm²
- 25 compared to 34Ω cm² for the baseline devices.

Figure 4 Comparison of SnS solar cell data of the baseline device which includes a high-temperature (HT) absorber treatment and the two-step absorber deposition device which uses a low-temperature (LT) absorber overlayer on top of the HT treated absorber bulk. **a** and **b** show the distribution of *J*-*V* characteristics in the dark (dashed lines) and under 1 Sun illumination (solid lines) for eleven identically processed devices following the baseline processing protocol (plot **a**, red lines) and the two-step absorber deposition (plot **b**, blue lines), respectively. **c** directly compares the *J*-*V* data of two representative devices (baseline HT and two-step deposition HT+LT). **d** compares the illuminated shunt resistance R_{sh} of the baseline HT and two-step deposition HT+LT SnS devices, excluding heavily shunted devices.

Table II Solar cell device data for the representative one-step deposition baseline and two-step deposition device
 characterized at MIT and at NREL, with and without light mask.

Device	Facility	Light	Voc	$J_{ m SC}$	% FF	% PCE
		mask	[mV]	[mA/cm ²]		
One-step dep.	MIT	No	350.8	19.9	54.3	3.80
Two-step dep.	MIT	No	370.6	19.2	57.1	4.08
One-step dep.	NREL	No	351.9	20.0	53.5	3.78
One-step dep.	NREL	Yes	342.5	19.5	55.0	3.69

12

13 14

4. Summary and Conclusions

15 In this work, we have developed a simple approach to mitigate shunt losses in thin film solar cells

16 that may result from pinhole formation in polycrystalline materials. By engineering a two-step 17 absorber deposition method, we demonstrate a robust substrate-style device architecture, which

appears to successfully eliminate through-thickness current pathways in the polycrystalline
 absorber bulk.

3

We test this approach on tin sulfide (SnS) thin film solar cells as a proof-of-concept. The two-step deposition yields a more than 3.5x superior device shunt resistance under illumination compared to the more standard approach of using a semi-insulating buffer layer directly on top of the annealed absorber bulk. Improvements in the shunt resistance are correlated to gains in the opencircuit voltage and fill factor, resulting in an overall device performance improvement from 4.15% to 4.44% (both devices measured at MIT). Even more importantly, the newly engineered devices,

10 incorporating the two-step absorber deposition, reveal higher performance reproducibility.

11

12

It is worth noting that the baseline devices used in this study were initially fabricated and characterized at MIT in February 2014. The here presented data in Figure 4c and Table II, however, were taken in March 2016 at MIT and NREL. Comparing the data sets from 2014 (see reference ¹⁴) and 2016, we do not observe any evidence of materials degradation despite ambient air exposure

- 17 for 24 months.
- 18 19

20 Acknowledgements

The authors thank K. Emery from the cell certification team at the National Renewable Energy 21 22 Laboratory for the assistance with current density-voltage measurements, M. L. Castillo for her 23 help with substrate preparation and J. R. Poindexter and R.L.Z. Hoye for fruitful scientific discussions. This work was supported by a TOTAL SA grant, by the Engineering Research Center 24 25 Program of the National Science Foundation and the Office of Energy Efficiency and Renewable 26 Energy of the Department of Energy under NSF Cooperative Agreement No. EEC-1041895 as 27 well as by the U.S. Department of Energy through the SunShot Initiative under contract DE-EE0005329. V. Steinmann, R. Chakraborty, R. E. Brandt and A. Polizzotti acknowlege the support 28 29 of the Alexander von Humboldt foundation, a MITei/TOTAL Energy fellowship, and two NSF GRFP fellowships, respectively. This work made use of the Center for Materials Science and 30 Engineering at MIT which is supported by the NSF under award DMR-08-19762, and the Center 31 32 for Nanoscale Systems at Harvard University which is supported by NSF under award ECS-33 0335765.

- 34
- 35
- 36
- 37
- 38
- 39

- (1) Brandt, R. E.; Stevanović, V.; Ginley, D. S.; Buonassisi, T. Identifying Defect-Tolerant Semiconductors with High Minority-Carrier Lifetimes: Beyond Hybrid Lead Halide Perovskites. *MRS Commun.* **2015**, *5* (02), 265–275.
- (2) Walsh, A. Principles of Chemical Bonding and Band Gap Engineering in Hybrid Organic-Inorganic Halide Perovskites. *J. Phys. Chem. C* 2015, *119*, 150206170948005.
- 8 (3) Zakutayev, A.; Caskey, C. M.; Fioretti, A. N.; Ginley, D. S.; Vidal, J.; Stevanovic, V.; Tea, E.; Lany, S.
 9 Defect Tolerant Semiconductors for Solar Energy Conversion. J. Phys. Chem. Lett. 2014, 5 (7), 1117–1125.
- Hao, F.; Stoumpos, C. C.; Cao, D. H.; Chang, R. P. H.; Kanatzidis, M. G. Lead-Free Solid-State Organic Inorganic Halide Perovskite Solar Cells. *Nat. Photonics* 2014, 8 (6), 489–494.
- 12 (5) Noel, N. K.; Stranks, S. D.; Abate, A.; Wehrenfennig, C.; Guarnera, S.; Haghighirad, A.-A.; Sadhanala, A.;
 13 Eperon, G. E.; Pathak, S. K.; Johnston, M. B.; Petrozza, A.; Herz, L. M.; Snaith, H. J. Lead-Free Organic-Inorganic Tin Halide Perovskites for Photovoltaic Applications. *Energy Environ. Sci.* 2014, *7*, 3061–3068.
- Kumar, M. H.; Dharani, S.; Leong, W. L.; Boix, P. P.; Prabhakar, R. R.; Baikie, T.; Shi, C.; Ding, H.;
 Ramesh, R.; Asta, M.; Graetzel, M.; Mhaisalkar, S. G.; Mathews, N. Lead-Free Halide Perovskite Solar
 Cells with High Photocurrents Realized through Vacancy Modulation. *Adv. Mater.* 2014, 26 (41), 7122–
 7127.
- Yokoyama, T.; Cao, D. H.; Stoumpos, C. C.; Song, T.-B.; Sato, Y.; Aramaki, S.; Kanatzidis, M. G.
 Overcoming Short-Circuit in Lead-Free CH 3 NH 3 SnI 3 Perovskite Solar Cells via Kinetically Controlled
 Gas–Solid Reaction Film Fabrication Process. J. Phys. Chem. Lett. 2016, 7 (5), 776–782.
- (8) Swartz, G. A. Electrolytic Etch for Eliminating Shorts and Shunts in Large Area Amorphous Silicon Solar
 Cells. US4385971 A, 1983.
- (9) Tessema, M. M.; Giolando, D. M. Pinhole Treatment of a CdTe Photovoltaic Device by Electrochemical
 Polymerization Technique. *Sol. Energy Mater. Sol. Cells* 2012, *107*, 9–12.
- (10) Ramakrishna Reddy, K. T.; Koteswara Reddy, N.; Miles, R. W. Photovoltaic Properties of SnS Based Solar
 Cells. Sol. Energy Mater. Sol. Cells 2006, 90 (18-19), 3041–3046.
- (11) Sinsermsuksakul, P.; Heo, J.; Noh, W.; Hock, A. S.; Gordon, R. G. Atomic Layer Deposition of Tin Monosulfide Thin Films. *Adv. Energy Mater.* 2011, *1* (6), 1116–1125.
- Hartman, K.; Johnson, J. L.; Bertoni, M. I.; Recht, D.; Aziz, M. J.; Scarpulla, M. a.; Buonassisi, T. SnS
 Thin-Films by RF Sputtering at Room Temperature. *Thin Solid Films* 2011, *519* (21), 7421–7424.
- 32 (13) Siebentritt, S. What Limits the Efficiency of Chalcopyrite Solar Cells? Sol. Energy Mater. Sol. Cells 2011, 95 (6), 1471–1476.
- Steinmann, V.; Jaramillo, R.; Hartman, K.; Chakraborty, R.; Brandt, R. E.; Poindexter, J. R.; Lee, Y. S.;
 Sun, L.; Polizzotti, A.; Park, H. H.; Gordon, R. G.; Buonassisi, T. 3.88% Efficient Tin Sulfide Solar Cells
 Using Congruent Thermal Evaporation. *Adv. Mater.* 2014, *26* (44), 7488–7492.
- 37 (15) Sinsermsuksakul, P.; Sun, L.; Lee, S. W.; Park, H. H.; Kim, S. B.; Yang, C.; Gordon, R. G. Overcoming
 38 Efficiency Limitations of SnS-Based Solar Cells. *Adv. Energy Mater.* 2014, *4* (15), 1400496.
- Mangan, N. M.; Brandt, R. E.; Steinmann, V.; Jaramillo, R.; Yang, C.; Poindexter, J. R.; Chakraborty, R.;
 Park, H. H.; Zhao, X.; Gordon, R. G.; Buonassisi, T. Framework to Predict Optimal Buffer Layer Pairing for Thin Film Solar Cell Absorbers: A Case Study for Tin Sulfide/zinc Oxysulfide. J. Appl. Phys. 2015, 118
 (11), 115102.
- 43 (17) Burgelman, M.; Verschraegen, J.; Degrave, S.; Nollet, P. Modeling Thin-Film PV Devices. *Prog.*44 *Photovoltaics Res. Appl.* 2004, *12* (23), 143–153.
- 45 (18) Katagiri, H.; Jimbo, K.; Maw, W. S.; Oishi, K.; Yamazaki, M.; Araki, H.; Takeuchi, A. Development of CZTS-Based Thin Film Solar Cells. *Thin Solid Films* 2009, *517* (7), 2455–2460.
- 47 (19) HLAING Oo, W. M.; Johnson, J. L.; Bhatia, A.; Lund, E. A.; Nowell, M. M.; Scarpulla, M. A. Grain Size
 48 and Texture of Cu2ZnSnS4 Thin Films Synthesized by Cosputtering Binary Sulfides and Annealing: Effects
 49 of Processing Conditions and Sodium. *Journal of Electronic Materials*. 2011, pp 2214–2221.
- 50 (20) Gershon, T.; Shin, B.; Bojarczuk, N.; Hopstaken, M.; Mitzi, D. B.; Guha, S. The Role of Sodium as a
 51 Surfactant and Suppressor of Non-Radiative Recombination at Internal Surfaces in Cu 2 ZnSnS 4. Adv.
 52 Energy Mater. 2015, 5 (2), 1400849.
- 53 (21) Zogg, H.; Tiwari, a. N.; Romeo, a.; Ba, D. L.; Bätzner, D. L.; Zogg, H.; Tiwari, a. N.; Romeo, a.; Ba, D. L.
 54 L. Recrystallization in CdTe / CdS. *Thin Solid Films* 2000, *362*, 420–425.
- 55 (22) Xiao, Z.; Dong, Q.; Bi, C.; Shao, Y.; Yuan, Y.; Huang, J. Solvent Annealing of Perovskite-Induced Crystal
 56 Growth for Photovoltaic-Device Efficiency Enhancement. *Adv. Mater.* 2014, *26* (37), 6503–6509.

- 1 (23) Chakraborty, R.; Steinmann, V.; Mangan, N. M.; Brandt, R. E.; Poindexter, J. R.; Jaramillo, R.; Mailoa, J. P.; Hartman, K.; Polizzotti, A.; Yang, C.; Gordon, R. G.; Buonassisi, T. Non-Monotonic Effect of Growth Temperature on Carrier Collection in SnS Solar Cells, Appl. Phys. Lett. 2015, 106, 203901.
- 23456789 Jaramillo, R.; Sher, M.-J.; Ofori-Okai, B. K.; Steinmann, V.; Yang, C.; Hartman, K.; Nelson, K. A.; (24)Lindenberg, A. M.; Gordon, R. G.; Buonassisi, T. Transient Terahertz Photoconductivity Measurements of Minority-Carrier Lifetime in Tin Sulfide Thin Films: Advanced Metrology for an Early Stage Photovoltaic Material. J. Appl. Phys. 2016, 119 (3), 035101.
- Park, H. H.; Heasley, R.; Sun, L.; Steinmann, V.; Jaramillo, R.; Hartman, K.; Chakraborty, R.; (25)Sinsermsuksakul, P.; Chua, D.; Buonassisi, T.; Gordon, R. G. Co-Optimization of SnS Absorber and 10 Zn(O,S) Buffer Materials for Improved Solar Cells. Prog. Photovoltaics Res. Appl. 2015, 23 (7), 901–908.
- 11 Gordon, R. G.; Hausmann, D.; Kim, E.; Shepard, J. A Kinetic Model for Step Coverage by Atomic Laver (26)12 Deposition in Narrow Holes or Trenches. Chem. Vap. Depos. 2003, 9 (2), 73-78.
- 13 Zhou, Y.; Wang, L.; Chen, S.; Qin, S.; Liu, X.; Chen, J.; Xue, D.-J.; Luo, M.; Cao, Y.; Cheng, Y.; Sargent, (27)14 E. H.; Tang, J. Thin-Film Sb2Se3 Photovoltaics with Oriented One-Dimensional Ribbons and Benign Grain 15 Boundaries. Nat. Photonics 2015, 9 (6), 409-415.
- 16 Welch, A. W.; Baranowski, L. L.; Zawadzki, P.; DeHart, C.; Johnston, S.; Lany, S.; Wolden, C. A.; (28)17 Zakutayev, A. Accelerated Development of CuSbS 2 Thin Film Photovoltaic Device Prototypes. Prog. 18 Photovoltaics Res. Appl. 2016, 15, n/a – n/a.
- 19 (29)Zakutayev, A. Design of Nitride Semiconductors for Solar Energy Conversion. J. Mater. Chem. A 2016, 4 20 (c), 6742–6754. 21