



UNIVERSITI PUTRA MALAYSIA


***CROSSTALK-AWARE ERROR CONTROL CODING TECHNIQUES
FOR RELIABLE AND ENERGY EFFICIENT NETWORK ON CHIP***

WAMEEDH NAZAR FLAYYIH

FK 2014 9



**CROSSTALK-AWARE ERROR CONTROL CODING TECHNIQUES
FOR RELIABLE AND ENERGY EFFICIENT NETWORK ON CHIP**



**Thesis Submitted to the School of Graduate Studies, Universiti Putra Malaysia,
in Fulfilment of the Requirements for the Degree of Doctor of Philosophy**

August 2014

All material contained within the thesis, including without limitation text, logos, icons, photographs and all other artwork, is copyright material of Universiti Putra Malaysia unless otherwise stated. Use may be made of any material contained within the thesis for non-commercial purposes from the copyright holder. Commercial use of material may only be made with the express, prior, written permission of Universiti Putra Malaysia.

Copyright © Universiti Putra Malaysia



DEDICATION

To My

Wife My Soul Mate

Mother Unconditional Love

Daughter Light of My Life

Father My Role Model



Abstract of thesis presented to the Senate of Universiti Putra Malaysia
in fulfilment of the requirement for the degree of Doctor of Philosophy

**CROSSTALK -AWARE ERROR CONTROL CODING TECHNIQUES FOR
RELIABLE AND ENERGY EFFICIENT NETWORK ON CHIP**

By

WAMEEDH NAZAR FLAYYIH

August 2014

Chair: Fakhrul Zaman Rokhani, PhD


Faculty: Engineering

With the continuous downscaling in semiconductor technology more blocks are being integrated in a single chip. Network on Chip (NoC) represents the main solution for the increased on chip communication complexity. One of the major challenges in NoC is the communication reliability due to the small feature sizes, high operating frequency and low operating voltage of the chips. Achieving reliable operation under the influence of deep-submicron noise sources including crosstalk noise at low voltage operation is a major challenge for network on chip links.

In this work, new joint coding schemes are proposed to provide high level of protection from errors and simultaneously reduce the crosstalk induced bus delay. The proposed coding schemes are based on wire duplication and simple parity checks calculated over the rows and columns of the two-dimensional data. This Duplicated Two-Dimensional Parities (DTDP) coding provides high Hamming distance allowing high error protection capability. In addition, the duplication technique addresses crosstalk delay effects allowing higher bus frequency operation. The high error protection capability enables the reduction of wires operating voltage while maintaining the target reliability level, leading to power/energy savings.

For a given Hamming distance, providing only error detection without correction provides the highest possible protection. Accordingly, the first proposed coding scheme is based on automatic repeat request (ARQ) policy providing up to seven errors detection, thus named DTDP-7ED. On the other hand, the second proposed coding scheme is based on hybrid ARQ (HARQ) policy. Single error correction capability is added to reduce the retransmission probability which comes on the cost of reduced error detection capability, resulting in single error correction and six error detection (DTDP-SEC6ED). The two proposed schemes allow for higher reduction in voltage swing as compared to other joint coding schemes which reflects into higher power savings. Since DTDP-7ED has the highest error detection which results into the lowest voltage swing, it achieved the highest power savings. On the other hand, DTDP-SEC6ED achieved lower energy consumption and higher performance.

We also propose a coding scheme that jointly provides crosstalk delay reduction and adaptable error protection according to noise severity. This was motivated by the inefficient energy consumption of traditional designs that constantly work assuming worst case noise scenario. The scheme works in one of three modes by duplicating the data bits, the data bits and one-dimensional parities, or the data bits and two-dimensional parities at low, intermediate, and high noise conditions respectively. The maximum protection mode achieves 51.1% energy savings over Duplicate Add Parity (DAP) coding scheme. This energy savings is increased to 59.5% and 63.0% at intermediate and low protection modes respectively. This comes with a comparable area and maximum frequency compared to other similar coding schemes.



Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai memenuhi keperluan untuk ijazah Doktor Falsafah

**TEKNIK-TEKNIK PENGEKODAN KAWALAN RALAT
BERKESEDARAN-TUTURSILANG UNTUK KETEGUHAN DAN TENAGA
YANG CEKAP DALAM RANGKAIAN PADA CIP**

By

WAMEEDH NAZAR FLAYYIH

Ogos 2014

Pengerusi: Fakhrul Zaman Rokhani, PhD

Fakulti: Kejuruteraan

Kesinambungan daripada skalaturun dalam teknologi semikonduktor, lebih blok disepadan dalam satu cip tunggal. Rangkaian atas Cip (NoC) mewakili penyelesaian utama bagi kerumitan komunikasi cip yang meningkat. Salah satu cabaran utama dalam NoC adalah kebolehpercayaan komunikasi, ini kerana ciri saiz kecil, frekuensi operasi yang tinggi dan voltan operasi cip-cip yang rendah. Mencapai kebolehpercayaan operasi di bawah pengaruh sumber hingar dalam-submikron termasuk hingar tutursilang pada operasi voltan rendah adalah satu cabaran besar bagi rangkaian pada penghubung cip.

Dalam penyelidikan ini, skim pengekodan sama yang baru dicadangkan untuk menyediakan tahap perlindungan yang tinggi daripada ralat dan serentak mengurangkan tutursilang yang menyebabkan kelewatan bas. Skim pengekodan yang dicadangkan adalah berdasarkan penduaan wayar dan pemeriksaan pariti mudah dikira sepanjang baris dan lajur dalam data dua dimensi. Pengekodan Pariti Penduaan Dua Dimensi (DTDP) ini menyediakan jarak Hamming yang tinggi membolehkan keupayaan pengesanan/pembetulan ralat yang tinggi. Di samping itu, teknik penduaan itu menangani kesan-kesan tutursilang pada kelewatan isyarat yang membolehkan frekuensi operasi bas yang lebih tinggi. Keupayaan pengesanan/pembetulan ralat yang tinggi membolehkan pengurangan voltan operasi pada wayar-wayar di samping mengekalkan tahap kebolehpercayaan yang disasarkan, yang membawa kepada penjimatan kuasa/tenaga.

Untuk jarak Hamming yang diberikan, penyediakan pengesanan ralat sahaja tanpa pembetulan memberikan perlindungan paling tinggi. Sehubungan itu, cadangan pertama skim pengekodan adalah berdasarkan kepada dasar permintaan berulang automatik (ARQ) berupaya mengesan sehingga tujuh ralat, dengan itu ia dinamakan DTDP-7ED. Sebaliknya, skim cadangan kedua pengekodan adalah berdasarkan kepada dasar ARQ hibrid (HARQ). Keupayaan pembetulan ralat tunggal ditambah untuk mengurangkan kebarangkalian penghantaran semula yang mengurangkan keupayaan pengesanan ralat, menghasilkan pembetulan ralat tunggal dan enam pengesanan ralat (DTDP-SEC6ED). Kedua-dua skim dicadangkan membolehkan

pengurangan yang lebih tinggi dalam ayunan voltan berbanding dengan skim-skim pengekodan bersama lain, yang mencerminkan kepada simpanan kuasa yang lebih tinggi. Sejak DTDP-7ED mempunyai pengesanan ralat yang paling tinggi yang menyebabkan voltan ke dalam buaian yang paling rendah, ia mencapai penjimatan kuasa tertinggi. Sebaliknya, DTDP-SEC6ED mencapai penggunaan tenaga yang lebih rendah dan prestasi yang lebih tinggi.

Kami juga mencadangkan satu skim pengekodan yang bersama menyediakan pengurangan kelewatan tutursilang dan perlindungan ralat disesuaikan mengikut tahap hingar. Ini didorong oleh penggunaan tenaga yang tidak cekap daripada reka bentuk tradisional yang sentiasa bekerja dengan mengandaikan senario hingar yang paling buruk. Skim ini befungsi di salah satu daripada tiga mod dengan menggandakan bit data, bit data dan pariti satu dimensi, atau bit data dan pariti dua dimensi masing-masing pada keadaan hingar yang rendah, pertengahan dan tinggi. Mod perlindungan maksimum mencapai 51.1% penjimatan tenaga lebih berbanding skim pengkodan Penduaan Tambah Pariti (DAP). Penjimatan tenaga meningkat kepada 59.5% pada mod perlindungan pertengahan dan 63.0% pada mod perlindungan rendah. Ini dilengkapi dengan kawasan yang setanding dan kekerapan maksimum berbanding dengan skim-skim pengekodan sama yang lain.

ACKNOWLEDGEMENTS

First and foremost, I would like to express my special appreciation and thanks to my supervisor Dr. Fakhrul Zaman Rokhani for his encouragement, support, and guidance throughout the years of my study in Universiti Putra Malaysia. My Ph.D. journey has become way easier with his help.

I would also like to thank my other supervisory committee members, Dr. Khairulmizam Samsudin and Dr. Shaiful Jahari bin Hashim for serving as my committee members and providing their insightful comments and suggestions.

I also offer my great appreciation to Professor Dr. Yehea Ismail, director of the Center of Nanoelectronics and Devices (CND) at Zewail City and the American University in Cairo (AUC). Our meetings were very fruitful and constructive, in addition to his important feedback despite his busy schedule. We were very fortunate to collaborate with such an expert.

Many thanks to my colleagues in the VLSI Research and Embedded System Design Group, including Arash Abtahi Forooshani, Farid Jamial Ahmadi, Fawaz Mohammed Jumaah, Fazrul Faiz Bin Zakaria, Hossein Masoumi, Jaafar K. Hmood, and Somayeh Rahimipour. Our discussions and meetings were helpful and their company added pleasure and value to the time spent in the lab.

I also would like to appreciate the technical support that Puan Noor Azlina bt. Abdul Azis and Tn. Haji Mat Isa b. Hashim provided to keep the lab working smoothly.

My special and deepest thanks go to my family especially my mother, my father, and my wife *Eman*, for their unreserved love and support. My parents sacrificed their rest since I was child until now to raise me up. Nothing that I say or do can reward you for what you have done. My beloved wife was beside me throughout my journey facing many hard moments. I really appreciate your patience, dedication, and true support for me.

I certify that a Thesis Examination Committee has met on 21 – August – 2014 to conduct the final examination of Wameedh Nazar Flayyih on his thesis entitled "Crosstalk-Aware Error Control Coding Techniques for Reliable and Energy Efficient Network on Chip" in accordance with the Universities and University Colleges Act 1971 and the Constitution of the Universiti Putra Malaysia [P.U.(A) 106] 15 March 1998. The Committee recommends that the student be awarded the Doctor of Philosophy.

Members of the Thesis Examination Committee were as follows:

Abd. Rahman bin Ramli, PhD

Associate Professor

Faculty of Engineering

Universiti Putra Malaysia

(Chairman)

Roslina binti Mohd Sidek, PhD

Associate Professor

Faculty of Engineering

Universiti Putra Malaysia

(Internal Examiner)

M. Iqbal bin Saripan, PhD

Associate Professor

Faculty of Engineering

Universiti Putra Malaysia

(Internal Examiner)

Magdy A. Bayoumi, PhD

Professor

Faculty of Engineering

University of Louisiana at Lafayette

United States

(External Examiner)

NORITAH OMAR, PhD

Associate Professor and Deputy Dean

School of Graduate Studies

Universiti Putra Malaysia

Date: 18 August 2014

This thesis was submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfilment of the requirement for the degree of Doctor of Philosophy. The members of the Supervisory Committee were as follows:

Fakhrul Zaman Rokhani, PhD

Senior Lecturer
Faculty of Engineering
Universiti Putra Malaysia
(Chairman)

Khairulmizam Samsudin, PhD

Senior Lecturer
Faculty of Engineering
Universiti Putra Malaysia
(Member)

Shaiful Jahari Hashim, PhD

Senior Lecturer
Faculty of Engineering
Universiti Putra Malaysia
(Member)

BUJANG BIN KIM HUAT, PhD

Professor and Dean
School of Graduate Studies
Universiti Putra Malaysia

Date:

Declaration by graduate student

I hereby confirm that:

- this thesis is my original work;
- quotations, illustrations and citations have been duly referenced;
- this thesis has not been submitted previously or concurrently for any other degree at any other institutions;
- intellectual property from the thesis and copyright of thesis are fully-owned by Universiti Putra Malaysia, as according to the Universiti Putra Malaysia (Research) Rules 2012;
- written permission must be obtained from supervisor and the office of Deputy Vice-Chancellor (Research and Innovation) before thesis is published (in the form of written, printed or in electronic form) including books, journals, modules, proceedings, popular writings, seminar papers, manuscripts, posters, reports, lecture notes, learning modules or any other materials as stated in the Universiti Putra Malaysia (Research) Rules 2012;
- there is no plagiarism or data falsification/fabrication in the thesis, and scholarly integrity is upheld as according to the Universiti Putra Malaysia (Graduate Studies) Rules 2003 (Revision 2012-2013) and the Universiti Putra Malaysia (Research) Rules 2012. The thesis has undergone plagiarism detection software.

Signature: _____

Date: _____

Name and Matric No.: _____

Declaration by Members of Supervisory Committee

This is to confirm that:

- the research conducted and the writing of this thesis was under our supervision;
- supervision responsibilities as stated in the Universiti Putra Malaysia (Graduate Studies) Rules 2003 (Revision 2012-2013) are adhered to.

Signature: _____

Signature: _____

Name of
Chairman of
Supervisory
Committee: Fakhrul Zaman Rokhani

Name of
Member of
Supervisory
Committee: Khairulmizam Samsudin

Signature: _____

Name of
Member of
Supervisory
Committee: Shaiful Jahari Hashim

TABLE OF CONTENTS

	Page
DEDICATION	i
ABSTRACT	iii
ABSTRAK	v
ACKNOWLEDGEMENTS	vi
APPROVAL	viii
DECLARATION	xii
LIST OF FIGURES	xv
LIST OF TABLES	xvii
LIST OF ABBREVIATIONS	
CHAPTER	
1. INTRODUCTION	1
1.1. Evolution of On-Chip Communication	1
1.2. Network on Chip	2
1.2.1. NoC Architecture	3
1.2.2. NoC Communication Reliability Issues	5
1.3. Thesis Statement and Contributions	10
1.4. Thesis Outline	11
2. LITERATURE REVIEW	12
2.1. Error Model	12
2.2. Crosstalk Reduction Techniques	13
2.2.1. Non-Coding Techniques	13
2.2.2. Coding Techniques	14
2.3. Error Control Coding Schemes	17
2.3.1. End-to-End vs Hop-by-Hop Error Control	17
2.3.2. Error Control Policies	20
2.3.3. Error Detection/Correction Schemes	22
2.3.4. Adaptive Error Detection/Correction Coding Schemes	25
2.4. Joint Crosstalk Reduction and Error Control Coding Schemes	28
3. METHODOLOGY	34
3.1. Coding Schemes Design	34
3.1.1. Selected Joint Codes	34
3.1.1.1. DAP	34
3.1.1.2. JTEC	35
3.1.1.3. JTEC-SQED	37
3.1.1.4. MBEC	38
3.1.2. Proposed Duplicated Two-Dimensional Parities (DTDP) Coding	41
3.1.2.1. ARQ Based DTDP Coding Scheme (DTDP-7ED)	43
3.1.2.2. HARQ Based DTDP Coding Scheme (DTDP-SEC6ED)	45
3.1.3. Proposed Adaptive DTDP Coding Scheme (ADPTV-DTDP)	48
3.1.3.1. Duplication Coding Scheme	49

3.1.3.2. Duplicated One-Dimensional Parities Coding Scheme	49
3.1.3.3. Adaptive DTDP Encoder	50
3.1.3.4. Adaptive DTDP Decoder	51
3.1.4. Coding Schemes Incorporation with NoC Routers	53
3.2. Retransmission Probability	53
3.3. Reliability Metric	57
3.3.1. Undetected Error Probability	58
3.3.1.1. Upper Bound Undetected Error Probability	58
3.3.1.2. Accurate Undetected Error Probability	59
3.3.2. Residual Flit Error Probability	70
3.3.3. Reliability and Voltage Swing Relation	70
3.4. Performance and Cost Metrics	72
3.4.1. Area	72
3.4.2. Maximum Codec Frequency	72
3.4.3. Average Codec Throughput	73
3.4.4. Power Consumption	74
3.4.5. Energy Consumption	76
3.4.6. Average Packet Latency	76
3.5. Configuration Parameters	78
4. RESULTS AND DISCUSSION	79
4.1. Proposed ARQ- and HARQ-based Schemes Results	79
4.1.1. Reliability Enhancement	79
4.1.2. Minimum Voltage Swing for Target Reliability and Noise Level	80
4.1.3. Area	83
4.1.4. Maximum Codec Frequency	84
4.1.5. Average Codec Throughput	85
4.1.6. Power Consumption	86
4.1.7. Energy Consumption	90
4.1.8. Average Packet Latency	91
4.2. Proposed Adaptive Scheme Results	93
4.2.1. Maximum Noise Deviation Sustained by the Adaptive Modes	93
4.2.2. Codec Area	94
4.2.3. Maximum Codec Frequency	94
4.2.4. Average Codec Throughput	95
4.2.5. Power Consumption	96
4.2.6. Energy Consumption	98
4.2.7. Average Packet Latency	100
5. CONCLUSIONS AND FUTURE WORK	104
5.1. Conclusions	104
5.2. Future Works	106
REFERENCES	108
APPENDICES	118
BIODATA OF STUDENT	126
LIST OF PUBLICATIONS	127