



UNIVERSITI PUTRA MALAYSIA

**LOW POWER STANDARD CELL LIBRARY DESIGN
FOR APPLICATION SPECIFIC INTEGRATED CIRCUIT**

ASRAL BIN BAHARI JAMBEK

FK 2002 52

**LOW POWER STANDARD CELL LIBRARY DESIGN
FOR APPLICATION SPECIFIC INTEGRATED CIRCUIT**

By

ASRAL BIN BAHARI JAMBEK

**Thesis Submitted to the School of Graduate Studies, Universiti Putra Malaysia,
in Fulfillment of Requirement for the Degree of Master of Science**

August 2002



Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfillment
of the requirement for the degree of Master of Science

**LOW POWER STANDARD CELL LIBRARY DESIGN FOR APPLICATION
SPECIFIC INTEGRATED CIRCUIT**

By

ASRAL BIN BAHARI JAMBEK

August 2002

Chairman : Dr. Roslina Mohd. Sidek
Faculty : Engineering

With the expansion of portable and wireless electronics product in the current market demand, the focus of designing VLSI system has shifted from high speed to low power domain. This requires chip designers to minimize power consumption at all design level such as system, algorithm, architecture, circuit and technology.

The objective of this work is to develop low power CMOS standard cell library to be used in application specific integrated circuit (ASIC) design flow. The design methodology focuses on all aspect of circuit design: transistor size, logic style, layout style, cell topology, and circuit design for minimum power consumption. The standard cell library is targeted for general-purpose application, especially in microprocessor design. For rapid design implementation, the library is designed to be used together with the commercial logic synthesis and automatic cell placement and routing tools. Results show that the microprocessor targeted to the low power library gives 44% power saving compared to the conventional library, with both designs operate at the same clock frequency of 50MHz.



Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai memenuhi keperluan untuk ijazah Master Sains

**REKEBENTUK KOLEKSI SEL PIAWAI BERKUASA RENDAH UNTUK
LITAR BERSEPADU BERAPLIKASI SPESIFIK**

Oleh

ASRAL BIN BAHARI JAMBEK

Ogos 2002

Pengerusi : Dr. Roslina Mohd Sidek
Fakulti : Kejuruteraan

Dengan perkembangan peralatan elektronik mudah alih dan tanpa wayar dalam permintaan pasaran semasa, fokus merekabentuk sistem VLSI telah beralih daripada berkelajuan tinggi kepada berkuasa rendah. Keadaan ini mengkehendaki perakabentuk cip meminimumkan penggunaan kuasa pada semua peringkat, contohnya peringkat sistem, algoritma, seni bina, litar dan teknologi.

Objektif penyelidikan ini adalah untuk merekabentuk koleksi sel piawai berkuasa rendah bagi membina litar bersepadu beraplikasi spesifik (ASIC). Penyelidikan ini menfokuskan pada setiap aspek rekabentuk litar elektronik seperti mensaizkan transistor, tatacara logik, gambaran litar dan topologi litar bagi mengurangkan penggunaan kuasa. Koleksi sel piawai berkuasa rendah ini direkacipta khas untuk aplikasi-pelbagai, terutamanya di dalam membina pemprosesan mikro. Untuk mempercepatkan tugas ini, sel ini direka khas bagi digunakan bersama-sama dengan peralatan sintesis logik dan pendawaian automatik. Hasil penyelidikan ini menunjukkan bahawa pemprosesan mikro yang menggunakan koleksi sel ini mampu

mengurangkan penggunaan kuasa sebanyak 44% berbanding dengan sel konvensional, dengan kedua-duanya beroperasi pada frekuensi pemasaan yang sama, iaitu 50MHz.

ACKNOWLEDGEMENTS

I would like first to thank our God Almighty for the countless blessing throughout our lives, and for giving us a drop from His sea of knowledge, which enable us to reach at this stage.

It gives me a great pleasure to express my immense gratitude towards my guide Dr. Roslina Mohd. Sidek, Department of Electrical and Electronics, Universiti Putra Malaysia, for her most competent guidance and encouragement during my research work. Her unparalleled enthusiasm has made this project a success.

I am indebted to Dr. Bambang Sunaryo Suparjo and Dr. Mohd. Rais Ahmad, En. Rahman Wagiran and En. Nasri Sulaiman for their valuable discussion and help. They also encourage me time and again.

Last but not least, my special thanks go to my parents for their understanding and support, and to my wife, who could keep me in a good mood during the last period of this work.



I certify that an Examination Committee met on 14th August 2002 to conduct the final examination of Asral bin Bahari Jambek on his Master of Science thesis entitled “Low Power Standard Cell Library Design for Application Specific Integrated Circuit” in accordance with Universiti Pertanian Malaysia (Higher Degree) Act 1980 and Universiti Pertanian Malaysia (Higher Degree) Regulation 1981. The Committee recommends that the candidate be awarded the relevant degree. Members of the Examination Committee are as follows:

SUDHANSHU SHEKHAR JAMUAR, Ph.D.

Professor,
Faculty of Engineering,
Universiti Putra Malaysia.
(Chairman)

ROSLINA MOHD. SIDEK, Ph.D.

Faculty of Engineering,
Universiti Putra Malaysia.
(Member)

RAHMAN WAGIRAN, MSc.

Faculty of Engineering,
Universiti Putra Malaysia.
(Member)

NASRI SULAIMAN, MSc.

Faculty of Engineering,
Universiti Putra Malaysia.
(Member)



SHAMSHER MOHAMAD RAMADILI, Ph.D.

Professor / Deputy Dean,
School of Graduate Studies,
Universiti Putra Malaysia.

Date: 29 AUG 2002

This thesis submitted to the Senate of Universiti Putra Malaysia has been accepted as fulfillment of the requirement of Master of Science. The members of the Supervisory Committee are as follows:

ROSLINA MOHD. SIDEK, Ph.D.

Faculty of Engineering,
Universiti Putra Malaysia.
(Chairperson)

RAHMAN WAGIRAN, MSc.

Faculty of Engineering,
Universiti Putra Malaysia.
(Member)

NASRI SULAIMAN, MSc.

Faculty of Engineering,
Universiti Putra Malaysia.
(Member)

AINI IDERIS, Ph.D,
Professor / Dean,
School of Graduate Studies,
Universiti Putra Malaysia

Date:



DECLARATION

I hereby declare that the thesis is based on my original work except for quotations and citations which have been duly acknowledged. I also declare that it has not been previously or concurrently submitted for any other degree at UPM or other institutions.



ASRAL BIN BAHARI JAMBEK

Date: 29 August 2022

TABLE OF CONTENTS

| | | Page |
|--------------|---|-------------|
| | ABSTRACT | ii |
| | ABSTRAK | iii |
| | ACKNOWLEDGEMENTS | v |
| | APPROVAL SHEETS | vi |
| | DECLARATION FORM | viii |
| | LIST OF TABLES | xi |
| | LIST OF FIGURES | xii |
| | LIST OF ABBREVIATIONS | xv |
| | | |
| | CHAPTER | |
| | | |
| 1 | INTRODUCTION | 1 |
| | Research Objective | 5 |
| | Research Approach | 5 |
| | Thesis Organization | 6 |
| 2 | LITERATURE REVIEW | 9 |
| | Trend in Semiconductor Industry | 9 |
| | Application Specific Integrated Circuit (ASIC) Design Methodology | 12 |
| | CMOS Logic Circuit | 17 |
| | Source of Power Dissipation in CMOS Technology | 22 |
| | Minimizing Power Dissipation in CMOS Technology | 38 |
| | CMOS Performance Figure of Merit | 42 |
| 3 | METHODOLOGY | 48 |
| | CMOS Technology and CAD Tools | 50 |
| | Power-Delay Trade-Off | 51 |
| | Simulation Method | 55 |
| | Analysis of Power Supply Reduction Effect | 57 |
| | Analysis of Low Power Logic Style | 57 |
| | Minimizing Parasitic Capacitance by Transistor Sizing | 66 |
| | Minimizing Wiring Capacitance | 69 |
| | Minimizing Short Circuit Power | 70 |
| | Cell Library Development | 73 |
| | Implementation on Microprocessor | 77 |
| 4 | RESULT AND DISCUSSION | 79 |
| | Analysis of Power Supply Reduction on Circuit Performance | 79 |
| | Logic Style vs. Performance | 81 |
| | Impact on Transistor Sizing | 92 |
| | Buffering the Critical Path | 99 |



| | | |
|----------|--|------------|
| | Buffering SPL Circuit | 101 |
| | Layout Design | 104 |
| | Cell Characterization | 106 |
| | Cell Library Implementation on Microprocessor Design | 108 |
| 5 | CONCLUSION AND FUTURE WORK | 115 |
| | REFERENCES | 118 |
| | APPENDICES | |
| A | Summary of 0.5 μ m CMOS Technology Design Rule | 121 |
| B | Transistor model file for 0.5 μ m CMOS Technology | 122 |
| C | Calculation of Power Dissipation | 124 |
| D | Calculation of Propagation Delay | 125 |
| E | Logic Style for Combinational Circuit | 126 |
| F | File Format for CAD Tools | 133 |
| G | Switching Activity Information File | 142 |
| H | Low Power Standard Cell List | 143 |
| I | Microprocessor Layout Using Low Power Standard Cell Library | 147 |
| J | Static Timing and Power Analysis Output File | 148 |
| K | Verilog Netlist for The Mapped Design | 152 |
| | BIODATA OF THE AUTHOR | 161 |



LIST OF TABLES

| Table | | Page |
|--------------|---|-------------|
| 2.1 | Average channel capacitance of MOS transistor for different operation regions | 26 |
| 3.1 | Normalize capacitance contribution for NMOS and PMOS transistor | 59 |
| 3.2 | Resistance and capacitance for different metal layers | 70 |
| 4.1 | Logic gates performance comparison | 82 |
| 4.2 | Comparison of Latch performance. | 89 |
| 4.3 | Comparison of Flip-flop performance. | 89 |
| 4.4 | Final transistor size for latch and D flip-flop | 98 |
| 4.5 | The power consumption and delay for different type of swing restorer | 102 |
| 4.6 | The characteristic of LPL and CL | 108 |
| 4.7 | Comparison of design using low power library vs. conventional library | 113 |



LIST OF FIGURES

| Figure | | Page |
|--------|---|------|
| 1 1 | A design hierarchy for low power methodology | 3 |
| 2 1 | The first Solid-state transistor invented at Bell Telephone Lab in 1947 | 10 |
| 2 2 | Technology evolution and performance progress of Intel's microprocessors | 11 |
| 2 3 | Chip micrograph showing various embedded functions integrated in a single die | 12 |
| 2 4 | Design Implementation Spectrum | 13 |
| 2 5 | Primitive gate array cell | 15 |
| 2 6 | Standard-cell layout methodology | 16 |
| 2 7 | CMOS Logic Gates (a) 2-input NAND (b) 2-input NOR | 18 |
| 2 8 | Complementary Pass Logic 2-input NAND/AND | 19 |
| 2 9 | Dynamic Circuit (a) n network (b) p network | 21 |
| 2 10 | Circuit model for computing the dynamic power of a CMOS gate | 23 |
| 2 11 | Parasitic capacitance in the cascade inverter pair | 25 |
| 2 12 | MOSFET transistor | 25 |
| 2 13 | Detail view of MOS junction capacitance | 27 |
| 2 14 | MOSFET capacitance model | 29 |
| 2 15 | Parallel plates interconnect capacitance | 30 |
| 2 16 | Model of fringing field capacitor | 31 |
| 2 17 | Wire to wire capacitance | 32 |

| | | |
|------|--|----|
| 2.18 | Input voltage and short-circuit current model of an inverter. | 34 |
| 2.19 | Reverse bias diode leakage current | 35 |
| 2.20 | Sub-threshold leakage component of power | 36 |
| 2.21 | Interpretation of switching activity in synchronous systems | 41 |
| 2.22 | Definition of propagation delay (t_{pu} , t_{pd}); rise time (t_r) and fall time (t_f). | 43 |
| 2.23 | DC noise margin | 45 |
| 2.24 | Definition of V_{IH} and V_{IL} | 45 |
| 3.1 | The simulation testbench | 56 |
| 3.2 | Conventional sequential circuit (a) latch (b) D flip-flop | 64 |
| 3.3 | Static single transistor clock sequential circuit (a) latch (b) D flip-flop | 65 |
| 3.4 | The pseudorandom sequence | 66 |
| 3.5 | Cross-couple inverter Transfer Curve | 69 |
| 3.6 | Cell Design Flow Diagram | 74 |
| 3.7 | Initial SPICE netlist of 3 input NAND gate contains the description of transistor connectivity | 75 |
| 3.8 | Extracted SPICE netlist from layout contains additional information of transistor source and drain area and parasitic capacitance. | 72 |
| 3.9 | (a) Virtuoso Layout Editor window (b) DIVA design rule check (drc) window | 76 |
| 3.7 | Simplified design flow for microprocessor implementation | 77 |
| 4.1 | Normalized Delay versus Supply Voltage (normalized at 5 V) | 80 |



| | | |
|------|---|-----|
| 4.2 | 2-input NAND using SPL without restorer circuit | 84 |
| 4.3 | 2-input NAND using SPL logic style with restorer | 84 |
| 4.4 | Definitions of timing measurements for sequential circuits. | 87 |
| 4.5 | Internal Power dependence on data pattern | 90 |
| 4.6 | Delay vs Pmos width (NMOS=2.0um) | 93 |
| 4.7 | Power vs PMOS width (NMOS=2.0um) | 93 |
| 4.8 | Delay vs. Pmos width | 95 |
| 4.9 | Power vs. PMOS width | 95 |
| 4.10 | Simulated voltage transfer characteristic of latch in Figure3.3 (a) (V_A vs. V_{DN}) | 97 |
| 4.11 | Transistor sizing for latch in Figure3.3 (a) | 97 |
| 4.12 | Delay vs. load capacitance for different inverter drives strength. | 100 |
| 4.13 | Power vs. load capacitance for different inverter drives strength. | 100 |
| 4.14 | Swing restoring inverters | 101 |
| 4.15 | Transient response for three types of inverter driving 10 fanout load. | 102 |
| 4.16 | Layout design for 2-input NAND gate. | 104 |
| 4.17 | HDL codes represented by technology-independent generic logic cells. | 109 |
| 4.18 | Mapped HDL codes using the low power standard cell library | 109 |
| 4.19 | Closed-up view placement and routing for rows of standard cell in the chip | 111 |
| 4.20 | Functional simulation using output netlist from the routed design | 111 |

LIST OF ABBREVIATIONS

| | |
|---------------------|---|
| ASIC | Application Specific Integrated Circuit |
| BSIM | Berkeley Short-Channel IGFET Model |
| CAD | Computer Aided Design |
| C_{area} | Area Capacitance |
| C_{bottom} | Bottom Plate Diffusion Capacitance |
| C_{diff} | Diffusion Capacitance |
| C_{eff} | Effective Capacitance |
| C_{gate} | Gate Capacitance |
| C_{gb} | Gate-Bulk Capacitance |
| C_{gd} | Gate-Drain Capacitance |
| C_{gd0} | Gate-Drain Overlap Capacitance |
| C_{gs} | Gate-Source Capacitance |
| C_{gs0} | Gate-Source Overlap Capacitance |
| C_{int} | Interconnect Capacitance |
| C_{j0} | Junction Capacitance |
| C_{jsw} | Side-wall Junction Capacitance |
| C_L | Load Capacitance |
| CMOS | Complementary Metal-Oxide-Semiconductor |
| C_{ox} | Oxide Capacitance |
| CPL | Complementary Pass Logic |
| C_{sw} | Side-wall Capacitance |
| f_{clk} | Clock Frequency |
| Gnd | Power Supply (Ground) |
| HDL | Hardware Description Language |
| IC | Integrated Circuit |
| $I_{leakage}$ | Leakage Current |
| I_{sc} | Short-Circuit Current |
| PDP | Power Delay Product |
| $P_{leakage}$ | Leakage Power |
| $P_{short-circuit}$ | Short Circuit Power |



| | |
|------------------------|---|
| $P_{\text{switching}}$ | Switching Power |
| SNM | Static Noise Margin |
| SPICE | Simulation Program with Integrated Circuit Emphasis |
| SPL | Single Pass Logic |
| t_{clk} | Clock Period |
| t_{ho} | Hold Time |
| t_{ox} | Oxide Thickness |
| t_{p} | Average Propagation Delay |
| t_{pd} | Propagation Delay (Fall) |
| t_{pu} | Propagation Delay (Rise) |
| t_{su} | Setup Time |
| TTL | Transistor-Transistor Logic |
| VDD | Power Supply |
| V_{dsat} | Saturation Voltage |
| V_{IH} | Maximum Input Voltage |
| V_{IL} | Minimum Input Voltage |
| V_{in} | Input Voltage |
| VLSI | Very Large Scale Integrated Circuit |
| V_{NH} | Noise Margin (High) |
| V_{NL} | Noise Margin (Low) |
| V_{OH} | Output Voltage (High) |
| V_{OL} | Output Voltage (Low) |
| V_{out} | Output Voltage |
| V_{Tn} | N-type transistor threshold Voltage |
| V_{Tp} | P-type transistor threshold Voltage |



CHAPTER 1

INTRODUCTION

Today, we are in the era of expending multimedia demand. Our information-oriented society depends heavily on a network infrastructure base on personal mobile computing and communication devices. These devices are the basis for the handheld personal computer, portable laptops, cellular phones, digital cameras, video games, and pagers [1,2,3]. To be effective, the processor in such a device must consume very low power.

Historically, VLSI designers have focused on circuit speed as the performance criteria. Large gain in terms of performance and silicon area has been made for various integrated circuit designs such as microprocessors, digital signal processing (DSP) and memory. In general, small area and high performance are two conflicting constraints. The IC designers' activities have been involved in trading off these constraints. The power dissipation issue was not a design criterion, but as a secondary requirement [4].



With the recent development, power dissipation has becoming an important design constraint. Several reasons underlie the emerging of low power design:

- Battery-operated devices are suffered from low battery lifetime. Although the battery industry has been making efforts to develop batteries with higher energy capacity, the progress rate is quite slow [5]. The expected improvement of the energy density is only 40% for the next 5 years. With the increase of chip performance double every year, the battery technology has come to its limit.
- With the increase of integration density and operation speed, more power are dissipated as heat resulting in the increase of chip temperature. The cost associated with the packaging, cooling and fans required by these systems to remove the heat is increasing significantly.
- Another issue related to high power dissipation is reliability. With the generation of on-chip high temperature, failure could arise due to interconnect fatigue, package related failure, electrical parameter shift and electromigration.

Technology improvements in the last few decades have succeeded in reducing power consumption [6, 7]. Trends such as using CMOS instead of bipolar devices and reduction in feature size of lithographic processes have served to reduced power dissipation, although other objectives, namely high integration and speed, were the primary goals of such improvement.

| | |
|---------------|--|
| System | Partitioning, Power-down |
| Algorithm | Complexity, Concurrency, Regularity, Locality |
| Architecture | Parallelism, Pipelining, Redundancy, Data encoding |
| Circuit/Logic | Logic style, Transistor sizing, Energy recovery |
| Technology | Threshold reduction, Double-threshold devices |

Figure 1.1: A design hierarchy for low power methodology

In practice, VLSI designers are bounded to the available technology. Thus, most of the effort to reduce the power is highly dependent on the design approach, which mainly to reduce the source of power dissipation wherever possible. Many researches have been done in this area, which span at different level of design abstraction. Figures 1.1 shows different design hierarchy using top-down approach in which optimizations are possible.

At system and algorithm level, the power can be reduced as early as possible during the design stage. Since it has a great influence to the final design specification, a highest gain in power saving can be achieved at this level.

For some application, large amounts of power are wasted while the system is in idle. The power consumption can be reduced significantly by using a power management scheme to shut down idle components. Result has shown that the system with power management was measured to be less than 50% of that without power management [8].

At architectural level, parallelism and pipelining can be exploited to improve the performance of low-voltage circuits [9]. This method allows the system to perform computation at the same throughput as obtained by using the conventional architecture at a lower supply voltage. The disadvantage of this method is an increase in chip area due to additional registers needed.

The next level in the hierarchy of low power techniques resides at the logic and circuit layer. Several important choices such as logic block composition and mapping will impact overall power consumption. The decision of logic block optimisation has been studied in great detail in [10]. In this paper, a power reduction of 20% is reported by reorganising the complex block. Techniques such as energy recovery circuit [11], dual-threshold circuits [12] and operating digital logic at sub-threshold region [13] are the promising approach to achieve ultra-low power requirement.

Once the system and architecture of a design is decided, it is left to the circuit designer to realise the final design at the transistor level. The success in designing the low power system is now heavily dependent on the approach for manipulating the transistor to perform the required logic function. As far as standard cell library is concerned, optimisation for power can be done at circuit and logic level. Many parasitic parameters that cause large amount of power dissipation could be controlled at circuit level. Therefore, developing a low power cell libraries is crucial, thus providing effective solution to low power design.

1.1 Research Objective

The objective of the work is to design a low power standard cell library for the use in application specific integrated circuit (ASIC) design. The standard cell library consists of various types of logic gates ranging from a simple inverter to asynchronous register circuit. Each circuit are designed and characterized for the use in designing bigger module, i.e. microprocessor. All designs are done in 0.5 μ m CMOS technology, and they are targeted for the use together with logic synthesis and automatic place and route tools.

1.2 Research Approach

In this work, the relevant component which impact power as well as delay in ASIC design will be identified. As mentioned, power as a figure of merit should be considered concurrently with delay; a power reduction with proportional delay increase achieved no net advantage. In this phase, the CMOS power dissipation properties and the existing power reduction technique for CMOS digital circuit will be focused.

It is the interest of this research to identify which circuit techniques should be applied to minimized power consumption if one also wishes to reduce delay. Those approaches, which show the most promise, are the subject of our most intense focus. This will be done in the second phase of this work, where analysis and comparison

will be made on the possible technique by investigating ideas for power reduction in digital logic circuit.

The circuit will be designed based on standard cell methodology, which is important in industry today. These cells were extensively characterized for power and delay under wide range of input slope and output load. The standard cell library is targeted for designing ASIC, especially for microprocessor design.

The actual design implementation was performed automatically using logic synthesis tools. Once the circuit blocks have been assembled, the contribution of physical effect will be estimated using a placement and routing tools, which determine the wiring characteristic based on actual interconnect length.

Given the logic and physical description of the design, timing analysis was performed using static delay information from the characterised standard cells. Power was determined using logic simulator which counted switching events from the signal activity. The property of the microprocessor will be analysed and compared in order to study its effectiveness with respect to overall performance.

1.3 Thesis Organization

This thesis is organised into five chapters. There are introduction, literature review, methodology, result and discussion and the last is conclusion and future work.

The first chapter is the introduction. It gives a brief introduction about the whole work and the objective of every section in it.

Second chapter gives the fundamental and essential background for the CMOS technology and circuit issue. The sources of power dissipation are discussed in detail and the possible minimising technique are also included.

Chapter 3 highlights the methodology and the step taken to accomplish this project. It discussed the method followed to develop the low power library and how it is implemented into microprocessor design.

Chapter 4 discussed the result obtained from the simulation and significant finding during the development of the library. It shows the way the results were dealt with and how it is used to minimise the power in the cell library. The performance of the microprocessor targeted using the library is analysed and the overall improvement in term of power and speed are measured.

Finally, chapter five summarised the conclusion drawn from the project presented in the thesis. Further work and area of improvement are also proposed for better result and quality in the future.

The library was tested and found to be working satisfactorily and the goal has been achieved. However, improvement still can be made to this work as discussed in chapter 5.

The Appendices contain the useful information, and will be cross-referenced throughout the thesis to assist for better understanding.