# Zhang, Yun and Zhou, Lei and Sumner, M. and Wang, Ping (2018) Single-switch, wide voltage-gain range, boost DC-DC converter for fuel cell vehicles. IEEE Transactions on Vehicular Technology, 67 (1). 134-145. ISSN 0018-9545 

Access from the University of Nottingham repository:
http://eprints.nottingham.ac.uk/49594/1/Single-Switch\%2C\ Wide\ Voltage-Gain \%20Range\%2C\%20Boost\%20DC-DC\%20Converter\%20for\%20Fuel\%20Cell \%20Vehicles.pdf

## Copyright and reuse:

The Nottingham ePrints service makes this work by researchers of the University of Nottingham available open access under the following conditions.

This article is made available under the University of Nottingham End User licence and may be reused according to the conditions of the licence. For more details see:
http://eprints.nottingham.ac.uk/end_user_agreement.pdf

## A note on versions:

The version presented here may differ from the published version or from the version of record. If you wish to cite this item you are advised to consult the publisher's version. Please see the repository url above for details on accessing the published version and note that access may require a subscription.

For more information, please contact eprints@nottingham.ac.uk

# Single-Switch, Wide Voltage-Gain Range, Boost DC-DC Converter for Fuel Cell Vehicles 

Yun Zhang, Member, IEEE, Lei Zhou, Mark Sumner, Senior Member, IEEE, and Ping Wang


#### Abstract

In order to match voltages between the fuel cell stacks and the DC link bus of fuel cell vehicles, a single-switch Boost DC-DC converter with diode-capacitor modules is proposed in this paper. The capacitors are charged in parallel and discharged in series. The wide voltage-gain range can be obtained by using a simple structure. In addition, the basic operating principles, the extended stages, the fault tolerant operation, and steady-state characteristics of the converter are analyzed and presented in this paper, and the small-signal model is also derived. A $400 \mathrm{~V}, 1.6 \mathrm{~kW}$ experimental prototype is developed, and the wide voltage-gain range (3.3~8) is demonstrated with a maximum efficiency at $\mathbf{9 7 . 2 5 \%}$. The experimental results validate the effectiveness and feasibility of the proposed converter and its suitability as a power interface for fuel cell vehicles.


Index Terms-Boost DC-DC converter; Fault tolerant operation; Fuel cell vehicles; Low voltage stress; Single-switch; Wide voltage-gain range.

## I. INTRODUCTION

Challenges associated with $\mathrm{CO}_{2}$ reduction and depleting fossil fuel resources [1]-[4] together with the increasing penetration of renewable resources [5]-[8] has focused research into the electrification of transport including hybrid and full electric vehicles (EVs) [9]-[12]. Fuel cell vehicles have the advantages of high energy conversion efficiency and zero emissions together with a higher range than battery vehicles [13]-[15]. However, fuel cells output a relatively low voltage and high current and they cannot be used directly for electric vehicles which require a high DC bus voltage (e.g. 400V) [16]. In

Copyright (c) 2015 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending a request to pubs-permissions@ieee.org.
order to match the low voltage of fuel cells with the high DC bus voltage required for EVs, a high voltage-gain Boost DC-DC converter is needed to act as the power interface between the fuel cell stacks and the DC bus. In addition, a battery pack can be connected to the DC bus by a bidirectional DC-DC converter, resulting in a high efficiency powertrain [17]-[18]. Moreover, the output voltage of fuel cells drops with the increasing output power [19]. Therefore, the Boost DC-DC converter for fuel vehicles needs to operate with a wide voltage-gain range.

The conventional Boost DC-DC converter has an ideal voltage-gain of $1 /(1-d)$, where $d$ is the duty cycle of the active power switch. However, the high voltage-gain is limited by the effects of parasitic resistance and extreme duty cycles, and the voltage stress seen by all the semiconductors used is as high as the output voltage [20]-[22]. Even though the three-level Boost DC-DC converter can reduce the voltage stress to half of the output voltage, the ideal voltage-gain is still $1 /(1-d)$ [23]. In addition, a complicated control strategy is needed for the flying-capacitor voltage to balance the voltage stress seen by all the semiconductors [24]. The switched-inductor Boost DC-DC converter with a high voltage-gain is proposed in [25], but the voltage stress across the power switch is still equal to the output voltage. The two-stage cascaded Boost DC-DC converter also has a high voltage-gain, but its efficiency is the product of the efficiency of each stage [26]. In addition, the semiconductors of the output stage still suffer from a high voltage stress. In [27], a switched-capacitor Boost DC-DC converter is proposed with a high voltage-gain, as well as a low voltage stress. However, a diode is located between the input and output grounds in the circuit, and the corresponding potential difference between the two
grounds pulsates at the switching frequency. This condition will limit its applications due to the additional electromagnetic interference created.

In addition to widening the voltage-gain range of the Boost DC-DC converter for fuel cell vehicles and reducing its conduction and switching losses, the $\mathrm{d} v / \mathrm{d} t$ of the potential difference between the input and output grounds of the converter should be zero (i.e. a common ground) or very small. In order to improve the performance over the previously discussed approaches, a single-switch wide voltage-gain range Boost DC-DC converter is proposed in this paper. The voltage stress across all the semiconductors is half of the output voltage, the voltage-gain is $2 /(1-d)$, which is double that of the conventional Boost DC-DC converter, and the variation of the potential difference between the input and output grounds is very small. In Section II, the topology of the proposed converter is introduced, and the operating principle is analyzed in Section III. In Section IV, small-signal model for the proposed converter is developed together with its steady-state analysis and the fault tolerant operation. In Section $V$, an experimental prototype is developed, and the experimental results are presented to validate the proposed converter.

## II. TOPOLOGY

The development of the proposed topology is shown in Fig.1. The diode-capacitor branches with the common inductor are in Fig.1(a). $D_{2}-C_{1}$ and $D_{1}-C_{2}$ are two diode-capacitor modules; they are charged in parallel by the input voltage source $U_{\text {in }}$ and the inductor $L$. In Fig.1(b), $D_{3}-C_{3}$ is another diode-capacitor module, and $Q-C_{1}$ is reconstructed as a switched-capacitor module from the diode-capacitor module $D_{2}-C_{1}$. The energy stored in $C_{1}$ can then be transferred to $C_{3}$ through the active power switch $Q$ and the diode $D_{3}$. Therefore, the total voltage of the output capacitors $C_{2}$ and $C_{3}$ in series is double that of the conventional Boost DC-DC converter. Therefore, a single-switch wide voltage-gain Boost DC-DC converter is created as shown in Fig.1(c).

From Fig.1(c), it can be seen that the proposed topology is comprised of one inductor, one active power switch and three diode-capacitor modules with $C_{1}=C_{2}=C_{3}$.
$i_{\mathrm{L}}$ is the inductor current of $L, i_{\mathrm{Q}}$ is the current through $Q$, and $i_{\mathrm{D} 1}, i_{\mathrm{D} 2}$ and $i_{\mathrm{D} 3}$ are the currents flowing in $D_{1}, D_{2}$ and $D_{3}$, respectively. $U_{\mathrm{Q}}$ is the blocking voltage across $Q, U_{\mathrm{D} 1}$, $U_{\mathrm{D} 2}$ and $U_{\mathrm{D} 3}$ are the voltage stresses across $D_{1}, D_{2}$ and $D_{3}$, respectively. $U_{\mathrm{C} 1}, U_{\mathrm{C} 2}$ and $U_{\mathrm{C} 3}$ are the voltages across $C_{1}$, $C_{2}$ and $C_{3} . U_{\mathrm{o}}$ is the output voltage, and $I_{\mathrm{o}}$ is the load current.

(a)

(b)

(c)

Fig. 1 Development of the proposed topology. (a) Diode-capacitor branches with the common inductor. (b) Diode/switch-capacitor branches with the energy transferring.
(c) Single-switch wide voltage-gain Boost DC-DC converter.

## III. OPERATING PRINCIPLES FOR THE PROPOSED

## CIRCUIT

According to the proposed topology in Fig.1(c), the single-switch DC-DC converter only has two operating states in terms of the turn-on and turn-off states of the active power switch $Q$. The turn-on and turn-off states of the remaining semiconductors for the two operating states are listed in TABLE. I. The energy flow paths for the two operating states are shown in Fig.2, and the
operating waveforms of the proposed topology are shown in Fig. 3 .
TABLE. I Turn-on and turn-off states of the corresponding

| semiconductors under two operating states. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Operating <br> state | $\boldsymbol{Q}$ | $\boldsymbol{D}_{1}$ | $\boldsymbol{D}_{2}$ | $\boldsymbol{D}_{\mathbf{3}}$ |
| $I$ |  |  |  |  |
| $I I$ | ON | OFF | OFF | ON |
|  | OFF | ON | ON | OFF |



Fig. 2 Energy flow paths for the two operating states. (a)
Operating state $I$. (b) Operating state II.


Fig. 3 Operating waveforms for the proposed topology.
Operating state $\boldsymbol{I}\left(t_{0}-t_{1}\right)$ : when the active power switch $Q$ is turned on, the inductor $L$ is charged from $U_{\mathrm{in}}, C_{3}$ is charged by $C_{1}$ through $Q$ and $D_{3}$, and the load resistor $R$ is supplied by $C_{2}$ as shown in Fig.2(a). Therefore, $D_{1}$ and $D_{2}$ are turned off and see blocking voltages of $U_{\mathrm{C} 2}$ and $U_{\mathrm{C} 3}$,
respectively. The inductor current $i_{\mathrm{L}}$ rises linearly, and the output voltage $U_{\mathrm{o}}$ is the combined voltages of $C_{2}$ and $C_{3}$, i.e. $U_{\mathrm{o}}=U_{\mathrm{C} 2}+U_{\mathrm{C} 3}$.
Operating state II ( $\boldsymbol{t}_{1}-t_{2}$ ): when $Q$ is turned off, $U_{\text {in }}$ and the inductor $L$ in series discharge into the two diode-capacitor modules in parallel, i.e. $C_{1}$ and $C_{2}$ are charged in parallel. In addition, the load resistor $R$ is supplied by $U_{\text {in }}, L$, and $C_{3}$ in series as shown in Fig.2(b). Therefore, the voltage stress across $Q$ is $U_{\mathrm{C} 2}$, and $D_{3}$ is turned off with a blocking voltage of $U_{\mathrm{C} 3}$. The inductor current $i_{\mathrm{L}}$ falls linearly, and the output voltage $U_{\mathrm{o}}$ is the total voltage of $U_{\mathrm{in}}, U_{\mathrm{L}}$ and $U_{\mathrm{C} 3}$, i.e. $U_{\mathrm{o}}=U_{\mathrm{C} 2}+U_{\mathrm{C} 3}$.

## IV. SMALL-SIGNAL MODEL, STEADY-STATE ANALYSIS AND FAULT TOLERANT OPERATION

## A. Small-signal model

Assuming that $C_{1}=C_{2}=C_{3}=C$, and the inductance and capacitance of the inductor and capacitors are large enough. The average model and small-signal model can be obtained by using the state-space averaging method. The duty cycle of the active power switch $Q$ is $d$. $u_{\mathrm{in}}(t)$, $u_{0}(t)$ and $d(t)$ are the input variable, the output variable and the control variable, respectively. $i_{\mathrm{L}}(t), u_{\mathrm{Cl} 1}(t), u_{\mathrm{C} 2}(t)$ and $u_{\mathrm{C} 3}(t)$ are the state variables. According to Fig.2(a), $C_{1}$ and $C_{3}$ are connected in parallel while the active power switch $Q$ and diode $D_{3}$ are turned on, which means the voltages across $C_{1}$ and $C_{3}$ are equal. So, there is an invalid state variable in $u_{\mathrm{Cl}}(t)$ and $u_{\mathrm{C} 3}(t)$. Similarly, as shown in Fig.2(b), the voltages across $C_{1}$ and $\mathrm{C}_{2}$ are equal, which means there is also an invalid state variable in $u_{\mathrm{Cl}}(t)$ and $u_{\mathrm{C}_{2}}(t)$. By considering the series resistance $r$ of capacitor $C_{1}$, the coupling between the capacitors can be removed to avoid the invalid state variables.
When $Q$ is turned on, the converter is operated in operating state $I$, and the state space average model can be obtained as follows:

When $Q$ is turned off, the converter is operated in operating state II, and the state space average model can be written as:

$$
\left\{\begin{array}{l}
{\left[\begin{array}{l}
\frac{\mathrm{d} i_{\mathrm{L}}(t)}{\mathrm{d} t} \\
\frac{\mathrm{~d} u_{\mathrm{C} 1}(t)}{\mathrm{d} t} \\
\frac{\mathrm{~d} u_{\mathrm{C} 2}(t)}{\mathrm{d} t} \\
\frac{\mathrm{~d} u_{\mathrm{C} 3}(t)}{\mathrm{d} t}
\end{array}\right]=\left[\begin{array}{cccc}
0 & 0 & -\frac{1}{L} & 0 \\
0 & -\frac{1}{C r} & \frac{1}{C r} & 0 \\
\frac{1}{C} & \frac{1}{C r} & -\frac{R+r}{C R r} & -\frac{1}{C R} \\
0 & 0 & -\frac{1}{C R} & -\frac{1}{C R}
\end{array}\right]\left[\begin{array}{l}
i_{\mathrm{L}}(t) \\
u_{\mathrm{C} 1}(t) \\
u_{\mathrm{C} 2}(t) \\
u_{\mathrm{C} 3}(t)
\end{array}\right]+\left[\begin{array}{c}
\frac{1}{L} \\
0 \\
0 \\
0
\end{array}\right] u_{\mathrm{in} 1}(t)}  \tag{2}\\
u_{\mathrm{o}}(t)=\left[\begin{array}{llll}
0 & 0 & 1 & 1
\end{array}\right]\left[\begin{array}{l}
i_{\mathrm{L}}(t) \\
u_{\mathrm{C} 1}(t)
\end{array} u_{\mathrm{C} 2}(t)\right.
\end{array} u_{\mathrm{C} 3}(t)\right]^{\mathrm{T}} \text {, }
$$

Combining (1) and (2), the average model of the converter can be obtained as:

The state variables, the input variable, the output variable and the control variable can be described by introducing small-signal disturbance variables as:

$$
\left\{\begin{array}{l}
i_{\mathrm{L}}(t)=I_{\mathrm{L}}+\hat{i}_{\mathrm{L}}(t)  \tag{4}\\
u_{\mathrm{C} 1}(t)=U_{\mathrm{C} 1}+\hat{u}_{\mathrm{C} 1}(t) \\
u_{\mathrm{C} 2}(t)=U_{\mathrm{C} 2}+\hat{u}_{\mathrm{C} 2}(t) \\
u_{\mathrm{C} 3}(t)=U_{\mathrm{C} 3}+\hat{u}_{\mathrm{C} 3}(t) \\
u_{\mathrm{in}}(t)=U_{\mathrm{in}}+\hat{u}_{\mathrm{in}}(t) \\
u_{\mathrm{o}}(t)=U_{\mathrm{o}}+\hat{u}_{\mathrm{o}}(t) \\
d(t)=D+\hat{d}(t)
\end{array}\right.
$$

where $I_{\mathrm{L}}, U_{\mathrm{C} 1}, U_{\mathrm{C} 2}, U_{\mathrm{C} 3}, U_{\mathrm{in}}, U_{\mathrm{o}}$ and $D$ are the steady state components, $\hat{i}_{\mathrm{L}}(t), \hat{u}_{\mathrm{c} 1}(t), \hat{u}_{\mathrm{c} 2}(t), \hat{u}_{\mathrm{c} 3}(t), \hat{u}_{\mathrm{in}}(t)$ and $\hat{d}(t)$ are the small-signal disturbance variables. Combining (3) and (4), the small-signal model of the converter can be written as

$$
\begin{aligned}
& {\left[\begin{array}{l}
\frac{\mathrm{d} \hat{i}_{\mathrm{L}}(t)}{\mathrm{d} t} \\
\frac{\mathrm{~d} \hat{u}_{\mathrm{C} 1}(t)}{\mathrm{d} t} \\
\frac{\mathrm{~d} \hat{u}_{\mathrm{C} 2}(t)}{\mathrm{d} t} \\
\frac{\mathrm{~d} \hat{u}_{\mathrm{C} 3}(t)}{\mathrm{d} t}
\end{array}\right]=\left[\begin{array}{cccc}
0 & 0 & -\frac{1-D}{L} & 0 \\
0 & -\frac{1}{C r} & \frac{1-D}{C r} & \frac{D}{C r} \\
\frac{1-D}{C} & \frac{1-D}{C r} & -\left(\frac{1-D}{C r}+\frac{1}{C R}\right) & -\frac{1}{C R} \\
0 & \frac{D}{C r} & -\frac{1}{C R} & -\left(\frac{1}{C R}+\frac{D}{C r}\right)
\end{array}\right]\left[\begin{array}{l}
\hat{i}_{\mathrm{L}}(t) \\
\hat{u}_{\mathrm{C}}(t) \\
\hat{u}_{\mathrm{C}}(t) \\
\hat{u}_{\mathrm{C} 3}(t)
\end{array}\right]} \\
& +\left[\begin{array}{l}
\frac{1}{L} \\
0 \\
0 \\
0
\end{array}\right] \hat{u}_{\mathrm{in}}(t)+\left[\begin{array}{cccc}
0 & 0 & \frac{1}{L} & 0 \\
0 & 0 & -\frac{1}{C r} & \frac{1}{C r} \\
-\frac{1}{C} & -\frac{1}{C r} & \frac{1}{C r} & 0 \\
0 & \frac{1}{C r} & 0 & -\frac{1}{C r}
\end{array}\right]\left[\begin{array}{l}
I_{\mathrm{L}} \\
U_{\mathrm{C} 1} \\
U_{\mathrm{C}} \\
U_{\mathrm{C} 3}
\end{array}\right] \hat{d}(t) \\
& \hat{u}_{\mathrm{o}}(t)=\left[\begin{array}{lllllll}
0 & 0 & 1 & 1
\end{array}\right]\left[\begin{array}{llll}
\hat{\mathrm{L}}_{\mathrm{L}}(t) & \hat{u}_{\mathrm{C} 1}(t) & \hat{u}_{\mathrm{C} 2}(t) & \hat{u}_{\mathrm{C} 3}(t)
\end{array}\right]^{\mathrm{T}}
\end{aligned}
$$

## B. Steady-state analysis

When the converter is operated in steady-state, the values of the small-signal disturbance variables are 0 . Simplifying (3) and (4), $I_{\mathrm{L}}, U_{\mathrm{C} 1}, U_{\mathrm{C} 2}, U_{\mathrm{C} 3}$, and $U_{\mathrm{o}}$ can be obtained as (6):

$$
\left\{\begin{array}{l}
I_{\mathrm{L}}=\frac{2 D U_{\mathrm{o}}}{R D(1-D)+r}  \tag{6}\\
U_{\mathrm{C} 1}=\frac{U_{\mathrm{in}}[R D(1-D)+r-2 D r]}{(1-D)[R D(1-D)+r]} \\
U_{\mathrm{C} 2}=\frac{1}{1-D} U_{\mathrm{in}} \\
U_{\mathrm{C} 3}=\frac{U_{\mathrm{in}}[R D(D-1)+r]}{(D-1)[R D(1-D)+r]} \\
U_{\mathrm{o}}=\frac{2 R D U_{\mathrm{in}}}{R D(1-D)+r}
\end{array}\right.
$$

Assuming that the resistance $r$ is 0 , simplifying (6), the (7) can be obtained as:

$$
\left\{\begin{array}{l}
I_{\mathrm{L}}=\frac{2}{1-D} I_{\mathrm{o}}  \tag{7}\\
U_{\mathrm{C} 1}=U_{\mathrm{C} 2}=U_{\mathrm{C} 3}=\frac{1}{1-D} U_{\mathrm{in}} \\
U_{\mathrm{o}}=\frac{2}{1-D} U_{\mathrm{in}}
\end{array}\right.
$$

According to (7) and Fig.2, the voltage stress across all the semiconductors can be described as:

$$
\left\{\begin{array}{l}
U_{\mathrm{Q}}=U_{\mathrm{D} 1}=U_{\mathrm{C} 2}=\frac{U_{\mathrm{o}}}{2}  \tag{8}\\
U_{\mathrm{D} 2}=U_{\mathrm{C} 1}=\frac{U_{\mathrm{o}}}{2} \\
U_{\mathrm{D} 3}=U_{\mathrm{C} 3}=\frac{U_{\mathrm{o}}}{2}
\end{array}\right.
$$

Based on (7) and (8), all the capacitor voltages are half of the output voltage (these are the voltage stresses across all the semiconductors). However, the voltage-gain $M$ of the proposed topology is double that of the conventional Boost DC-DC converter (9):

$$
\begin{equation*}
M=\frac{2}{1-d} \tag{9}
\end{equation*}
$$

Then, the duty cycle can be calculated as

$$
\begin{equation*}
d=1-\frac{2}{M} \tag{10}
\end{equation*}
$$

If the voltage-gain range of the proposed converter is from 3.3 to 8 , the corresponding required duty cycle range is from 0.4 to 0.75 , according to (10).

The current stress on all the semiconductors can be deduced from the ampere-second equations for $C_{1}-C_{3}$, Fig.2, and (7) as:

$$
\left\{\begin{array}{l}
I_{\mathrm{Q}}=\left(\frac{2}{1-d}+\frac{1}{d}\right) I_{\mathrm{o}}  \tag{11}\\
I_{\mathrm{D} 1}=I_{\mathrm{D} 2}=\frac{1}{1-d} I_{\mathrm{o}} \\
I_{\mathrm{D} 3}=\frac{1}{d} I_{\mathrm{o}}
\end{array}\right.
$$

According to (7) and (11), it can be seen that the current stress $I_{\mathrm{Q}}$ on $Q$ is larger than the inductor current $I_{\mathrm{L}}$. However, $I_{\mathrm{Q}}$ moves closer to $I_{\mathrm{L}}$ as the voltage-gain increases. In addition, the current stress on $D_{1}$ and $D_{2}$ is half of the inductor current, and the current stress on $D_{3}$ is $(1-d) / d$ times larger than the inductor current.

The comparisons among the three-level Boost DC-DC converter, the high voltage-gain Boost DC-DC converter in [28], the converters in [29]-[31] and the proposed
the comparison in TABLE. II, it can be seen that the voltage-gain of the proposed converter is higher than that of the three-level Boost DC-DC converter, while the voltage stress and the number of the active power switches and inductors are lower than those of the high voltage-gain Boost DC-DC converter in [28].
According to TABLE. II, the converters in [29] and [30] also have a higher voltage-gain. But the proposed converter can achieve an additional lower voltage stress across the power semiconductors. The single switch hybrid DC-DC converter in [31] can obtain the same voltage-gain and the same voltage stress across the semiconductors, as well as a constant capacitor voltage between the input and output grounds. However, it needs one more inductor and one more capacitor, which may improve the volume, and reduce the efficiency.

Boost DC-DC converter are shown in TABLE. II. From
TABLE. II Comparisons among the topologies.

|  | Three-level Boost DC-DC converter | High voltage-gain Boost DC-DC converter of [20] | Converter in [29] | Converter in [30] | Converter <br> in [31] | Proposed converter |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage-gain | 1/(1-d) | $2 /(1-d)$ | $1 /(1-d)^{2}$ | $2(1-d) /(1-2 d)$ | 2/(1-d) | $2 /(1-d)$ |
| Maximum voltage stress across power switches | $U_{\mathrm{o}} / 2$ | $U_{\mathrm{o}} / 2$ | $U_{\text {o }}$ | $U_{\mathrm{o}} /(2-2 d)$ | $U_{\mathrm{o}} / 2$ | $U_{\mathrm{o}} / 2$ |
| Maximum voltage stress of diodes | $U_{\mathrm{o}} / 2$ | $U_{\text {o }}$ | (2-d) $U_{\text {o }}$ | $U_{\mathrm{o}} /(2-2 d)$ | $U_{\mathrm{o}} / 2$ | $U_{\mathrm{o}} / 2$ |
| The potential difference between the input and output side grounds | Common ground | A high frequency PWM voltage | Common ground | Common ground | A constant capacitor voltage | A constant capacitor voltage |
| Number of inductors/couple inductors | 1 | 2 | 2 | 2 | 2 | 1 |
| Number of power switches | 2 | 2 | 2 | 1 | 1 | 1 |
| Number of diodes | 2 | 2 | 2 | 2 | 3 | 3 |

According to the previously analyzed, the proposed converter has these advantages: (a) a high voltage-gain which is double that of the conventional Boost DC-DC converter. (b) a low voltage stress across the power semiconductors which is half of the output voltage. So it is easier (and cheaper) to choose the power semiconductors for the converter, and the switching losses can also be reduced due to the lower on-state resistance. (c) a constant capacitor voltage across the input and output side grounds, which means the variation of the potential difference is very small.
However, there are still some disadvantages for the proposed converter: (a) the current stress on the power switch is high a little bit, it may cause additional power losses. (b) the input current ripple is not low enough, comparing with that of the conventional interleaved Boost converter, due to employing a single inductor and only one active power switch.

## C. Stability analysis

## 1. Stability analysis of the proposed converter

When $U_{\mathrm{o}}=400 \mathrm{~V}, d=0.75, L=234 \mu \mathrm{H}, C_{1}=C_{2}=C_{3}=470 \mu \mathrm{~F}$, $R=100 \Omega$, and $r=30 \mathrm{~m} \Omega$, according to (5), the input-to-output transfer function $G_{\text {io }}(s)$ and the control-to-output transfer function $G_{\mathrm{do}}(s)$ can be obtained from the time domain to the complex frequency domain as:

$$
\left\{\begin{array}{l}
G_{\text {io }}(s)=\left.\frac{\hat{u}_{\mathrm{o}}(s)}{\hat{u}_{\text {in }}(s)}\right|_{\hat{d}(s)=0}  \tag{12}\\
=\frac{4.97 \times 10^{-9} s^{2}+6.17 \times 10^{-4} s+9.38}{2.19 \times 10^{-15} s^{4}+3.1 \times 10^{-10} s^{3}+6.2 \times 10^{-6} s^{2}+3.3 \times 10^{-4} s+1.17} \\
G_{\text {do }}(s)=\left.\frac{\hat{u}_{\mathrm{o}}(s)}{\hat{d}(s)}\right|_{\hat{u}_{\mathrm{in}}(s)=0} \\
=\frac{-1.49 \times 10^{-10} s^{3}-1.75 \times 10^{-5} s^{2}-0.16 s+1875}{2.19 \times 10^{-15} s^{4}+3.1 \times 10^{-10} s^{3}+6.2 \times 10^{-6} s^{2}+3.3 \times 10^{-4} s+1.17}
\end{array}\right.
$$

The PI voltage controller is adopted in the proposed converter, and the voltage loop control scheme of the proposed converter is shown in Fig. 4.


Fig. 4 Voltage loop control scheme of the proposed converter.
$E(s)$ is the image function of $e(t)$ in the complex frequency domain. The transfer function $G_{\mathrm{PI}}(s)$ of the PI voltage controller, the transfer function $G_{\text {PWM }}(s)$ of the pulse-width modulator (PWM), and the feedback transfer function $H(s)$ can be obtained as

$$
\left\{\begin{array}{l}
G_{\mathrm{PI}}(s)=0.0001+\frac{0.0008}{s}  \tag{13}\\
G_{\mathrm{PWM}}(s)=1 \\
H(s)=1
\end{array}\right.
$$

Assuming that $\hat{u}_{\text {in }}(s)=0$, according to Fig.4, the closed-loop transfer function can be obtained by combining (12) and (13) as follows:

$$
\begin{align*}
& G(s)= \\
& \frac{-6.81\left(s+1.06 \times 10^{5}\right)\left(s+1.77 \times 10^{4}\right)(s-6677)(s+8)}{\left(s+1.18 \times 10^{5}\right)\left(s+2.4 \times 10^{4}\right)(s+1.1)\left(s^{2}+38.64 s+2.2 \times 10^{5}\right)} \tag{14}
\end{align*}
$$

According to (14), all the real parts for the poles of the closed-loop transfer function are less than 0 . Therefore, the closed-loop system of the proposed converter with the PI voltage controller can operate stably.
Assuming that $\hat{u}_{\text {ref }}(s)=0$, according to Fig.4, (12) and (13), the steady-state error $e_{\mathrm{ss}}(t)$ can be described as

$$
\begin{align*}
& e_{\mathrm{ss}}(t)=\lim _{t \rightarrow \infty} e(t)=\lim _{s \rightarrow 0} s E(s) \\
& =-\lim _{s \rightarrow 0} s \frac{H(s)}{1+G_{\mathrm{PI}}(s) G_{\mathrm{PWM}}(s) G_{\mathrm{do}}(s) H(s)} \hat{u}_{\mathrm{in}}(s)  \tag{15}\\
& =-0.78 \lim _{s \rightarrow 0} s^{2} \hat{u}_{\mathrm{in}}(s)
\end{align*}
$$

According to (15), to make the steady-state error $e_{\mathrm{ss}}(t)=0$, the disturbance variable of the input voltage $\hat{u}_{\text {in }}(t)$ needs to satisfy (16) as follows:

$$
\begin{equation*}
\lim _{s \rightarrow 0} s^{2} \hat{u}_{\mathrm{in}}(s)=0 \tag{16}
\end{equation*}
$$

where $\hat{u}_{\text {in }}(s)$ is the image function of $\hat{u}_{\text {in }}(t)$. (16) can be simplified as (17) by applying the final-value theorem

$$
\begin{equation*}
\lim _{t \rightarrow \infty} \frac{\mathrm{~d} \hat{u}_{\mathrm{in}}(t)}{\mathrm{d} t}=0 \tag{17}
\end{equation*}
$$

If the voltage variation of the input voltage $\hat{u}_{\text {in }}(t)$ satisfies (16) or (17), the closed-loop system of the proposed converter can operate stably.

## 2. Influences of the input inductor and output capacitors

It should be noticed that (10) is deduced under ideal conditions. The parasitic parameters and the semiconductors in the converter will generate power
losses which can reduce the voltage-gain of the converter. Therefore, in order to obtain the real voltage-gain of the proposed converter, the duty cycle $d$ will be a bit higher than the calculated value from (10). The equivalent circuit of the proposed converter considering the equivalent series resistors of the input inductor $L$, the output capacitors $C_{2}$ and $C_{3}$ is shown in Fig.5, where $R$ is the load resistor, $r_{\mathrm{L}}$ is the equivalent series resistance of $L$, $r_{\mathrm{C} 2}$ and $r_{\mathrm{C} 3}$ are the equivalent series resistances of $C_{2}$ and $C_{3}$.


Fig. 5 The equivalent circuit of the proposed converter.
According to Fig.5, the following equations can be obtained by applying the ampere-second balance principle on $C_{1}-C_{3}$

$$
\left\{\begin{array}{l}
d \times I_{\mathrm{D} 3}=(1-d) \times I_{\mathrm{D} 2}  \tag{18}\\
d \times I_{\mathrm{o}}=(1-d) \times\left(I_{\mathrm{D} 1}-I_{\mathrm{o}}\right) \\
(1-d) \times I_{\mathrm{o}}=d \times\left(I_{\mathrm{D} 3}-I_{\mathrm{o}}\right) \\
I_{\mathrm{L}}=I_{\mathrm{D} 1}+I_{\mathrm{D} 2}
\end{array}\right.
$$

where $I_{\mathrm{D} 1}, I_{\mathrm{D} 2}$ and $I_{\mathrm{D} 3}$ are the average currents of diodes $D_{1}, D_{2}$ and $D_{3}$ in the $O N$ state, respectively. Simplifying (18), $I_{\mathrm{L}}, I_{\mathrm{D} 1}, I_{\mathrm{D} 2}$ and $I_{\mathrm{D} 3}$ can be obtained as

$$
\left\{\begin{array}{l}
I_{\mathrm{L}}=\frac{2}{1-d} I_{\mathrm{o}}  \tag{19}\\
I_{\mathrm{D} 1}=\frac{1}{1-d} I_{\mathrm{o}} \\
I_{\mathrm{D} 2}=\frac{1}{1-d} I_{\mathrm{o}} \\
I_{\mathrm{D} 3}=\frac{1}{d} I_{\mathrm{o}}
\end{array}\right.
$$

The input power $P_{\text {in }}$ and the power losses $P_{2}$ of $C_{2}$ and $C_{3}$ can be calculated respectively as

$$
\left\{\begin{array}{l}
P_{\mathrm{in}}=U_{\mathrm{in}} I_{\mathrm{L}}  \tag{20}\\
P_{2}=I_{\mathrm{L}} r_{\mathrm{L}}+\left[I_{\mathrm{o}}^{2}+\left(I_{\mathrm{D} 1}-I_{\mathrm{o}}\right)^{2}\right]_{\mathrm{r}_{\mathrm{C}}}+\left[I_{\mathrm{o}}^{2}+\left(I_{\mathrm{D} 3}-I_{\mathrm{o}}\right)^{2}\right]_{\mathrm{C}}
\end{array}\right.
$$

Combining (19) and (20), the output voltage $U_{\mathrm{o}}$ can be obtained as:

$$
\begin{align*}
& U_{\mathrm{o}}=\frac{P_{\mathrm{in}}-P_{2}}{I_{\mathrm{o}}} \\
& =\frac{2 R d^{2}(1-d)^{2}}{A_{1} d^{4}-A_{2} d^{3}+A_{3} d^{2}-4 r_{\mathrm{C} 3} d+r_{\mathrm{C} 3}} U_{\mathrm{in}} \tag{21}
\end{align*}
$$

where

$$
\left\{\begin{array}{l}
A_{1}=2 r_{\mathrm{C} 2}+2 r_{\mathrm{C} 3}+R  \tag{22}\\
A_{2}=2 r_{\mathrm{C} 2}+6 r_{\mathrm{C} 3}+2 R \\
A_{3}=4 r_{\mathrm{L}}+r_{\mathrm{C} 2}+7 r_{\mathrm{C} 3}+R
\end{array}\right.
$$

According to (21), the real voltage-gain of the proposed converter considering the equivalent series resistors of the input inductor $L$, the output capacitors $C_{2}$ and $C_{3}$ can be described as:

$$
\begin{equation*}
M=\frac{2 R d^{2}(1-d)^{2}}{A_{1} d^{4}-A_{2} d^{3}+A_{3} d^{2}-4 r_{\mathrm{C} 3} d+r_{\mathrm{C} 3}} \tag{23}
\end{equation*}
$$

Therefore, when the proposed converter operates with the voltage-gain range $3.3 \sim 8$, the duty cycle range will be a bit higher than $0.4 \sim 0.75$.
Influences of the series resistances of the input inductor and the output capacitors on the proposed converter can be equivalent as a disturbance variable $\gamma(t)$. The value of $\gamma(t)$ is a constant one that is less than 0 , and it will reduce the duty cycle of the converter. Assuming that $\gamma(t)=c$, when the disturbance of the input voltage is 0 , the voltage loop control scheme of the proposed converter with the disturbance $\gamma(t)$ is shown in Fig.6, where $\gamma(s)$ is the image function of $\gamma(t)$ in the complex frequency domain.


Fig. 6 The voltage loop control scheme with the disturbance $\gamma(t)$. Assuming that $\hat{u}_{\text {ref }}(s)=0$, according to Fig.6, (12), and (13), the steady-state error $e_{\mathrm{ss}}(t)$ can be obtained as:

$$
\begin{align*}
& e_{\mathrm{ss}}(t)=\lim _{t \rightarrow \infty} e(t)=\lim _{s \rightarrow 0} s E(s) \\
& =-\lim _{s \rightarrow 0} s \frac{G_{\mathrm{do}}(s) H(s)}{1+G_{\mathrm{PI}}(s) G_{\mathrm{PWM}}(s) G_{\mathrm{do}}(s) H(s)} \gamma(s)  \tag{24}\\
& =-1249.9 \lim _{s \rightarrow 0} s^{2} \gamma(s)
\end{align*}
$$

When $\gamma(t)=c$ (i.e. $\gamma(s)=c / s$ ), according to (24), the steady-state error is $e_{\mathrm{ss}}(t)=0$, which means the proposed converter can still operate stably under the influences of the input inductor and output capacitors. Due to the disturbance $\gamma(t)$, the duty cycle of the proposed converter
under the control of the closed-loop system will be higher than the calculated value by (10).

## D. The DC-DC Boost converter with extended stages

The proposed converter can be extended with more stages. The topology of the extended DC-DC Boost converter is shown in Fig.7. As shown in Fig.7, the topology consists of ( $2 n-1$ ) capacitors and ( $2 n-1$ ) diodes. A high voltage-gain can be obtained by extending the number of capacitors and diodes. Fig. 8 shows the on/off states of the power semiconductors in the extended DC-DC Boost converter with " $n$ " stages. When the active power switch $Q$ is turned on, the on/off states of the diodes are shown in Fig. 8 (a). Fig. 8 (b) shows the on/off states of the diodes while the active power switch $Q$ is turned off.


Fig. 7 The topology of the DC-DC Boost converter with extended stages.
The output voltage $U_{0}$ of the extended DC-DC Boost converter with " $n$ " stages is:

$$
\begin{equation*}
U_{\mathrm{o}}=n U_{\mathrm{C}}=\frac{n}{1-D} U_{\mathrm{in}} \tag{25}
\end{equation*}
$$

The voltage stress across each power semiconductor is equal

$$
\begin{equation*}
U_{\mathrm{Q}}=U_{\mathrm{D}}=\frac{U_{\mathrm{o}}}{n}=U_{\mathrm{C}}=\frac{1}{1-D} U_{\mathrm{in}} \tag{26}
\end{equation*}
$$

where $U_{\mathrm{Q}}$ is the voltage stress across the active power switch $Q$, and $U_{\mathrm{D}}$ is the voltage stress across each diode.

## E. Fault tolerant operation

In order to improve the reliability of the proposed converter, a fault tolerant operation under a power semiconductor failure is required. The fault tolerant operation scheme for the proposed converter is based on
that in [32]. Then, the fault tolerant operation circuit of the proposed converter is shown in Fig.9.

(a)

(b)

Fig. 8 The on/off states of power semiconductors in the DC-DC Boost converter with extended stages. (a) $Q$ is turned on. (b) $Q$ is turned off.


Fig. 9 The fault tolerant operation circuit of the proposed converter.
In terms of Fig. 1 (c) and Fig.9, the fuses $F, F_{1}, F_{2}$ and $F_{3}$ and the auxiliary power switches $Q_{\mathrm{oc}}, Q_{\mathrm{oc} 1}, Q_{\mathrm{oc} 2}$ and $Q_{\mathrm{oc} 3}$ are required for the fault tolerant operation. When the converter operates in the normal state, $Q_{\mathrm{oc}}, Q_{\mathrm{oc} 1}, Q_{\mathrm{oc} 2}$ and $Q_{\text {oc3 }}$ are turned off. When a failure (i.e. a short circuit or an open circuit of the main power switch or the diodes) happens, the converter can still operate in the fault
tolerant condition, by employing the corresponding fuse and the auxiliary power switch.

## 1. Fault detection and identification

When $Q$ operates in a normal condition, the waveform of $U_{\mathrm{Q}}$ is shown in Fig.3. The failure of $Q$ can be detected by the signal of $U_{\mathrm{Q}}$ and the gate signal $S$. When $S=1$ and $U_{\mathrm{Q}}=U_{\mathrm{o}} / 2$, it means the open-circuit fault occurs with $Q$. When $S=0$ and $U_{\mathrm{Q}}=0$, it indicates the short-circuit fault happens with $Q$. Therefore, the signal $" \operatorname{sgn}_{Q}$ " can be obtained as follows:

$$
\operatorname{sgn}_{\mathrm{Q}}= \begin{cases}0, & U_{\mathrm{Q}}>\delta  \tag{27}\\ 1, & U_{\mathrm{Q}}<\delta\end{cases}
$$

where $\delta$ is a small value between 0 and $U_{\mathrm{o}} / 2$.
The signal " $\operatorname{err}_{Q}$ " is defined as

$$
\begin{equation*}
\operatorname{err}_{\mathrm{Q}}=S \oplus \operatorname{sgn}_{\mathrm{Q}} \tag{28}
\end{equation*}
$$

When there is no semiconductor failure, signals $S$ and $\operatorname{sgn}_{Q}$ have the same value, and the signal $\operatorname{err}_{\mathrm{Q}}$ is equal to 0 , according to (28). When a failure happens, the value of $\operatorname{sgn}_{\mathrm{Q}}$ is different from that of $S$, thus the value of $\mathrm{err}_{\mathrm{Q}}$ is equal to 1 . It should be noted that the value of $\mathrm{err}_{\mathrm{Q}}$ will be 0 when signals $S$ and $\operatorname{sgn}_{\mathrm{Q}}$ have the same value again. However, the sampling period and the parasitic parameters in the converter cannot be neglected. When $Q$ operates in a normal condition, there is a time delay between signals $S$ and $\operatorname{sgn}_{\mathrm{Q}}$. During this delay, $\operatorname{err}_{\mathrm{Q}}$ will be equal to 1 even there is no switch failure in the converter. Therefore, the strategy of the fault detection and identification for the main power switch $Q$ can be obtained in Fig. 10.
By means of Fig.10, when the converter operates in a steady state, ${ } \mathrm{err}_{\mathrm{Q}}=0$ " means there is no switch failure. When the value of the signal $\operatorname{err}_{\mathrm{Q}}$ becomes 1 , the counter is activated and its output signal $n_{c}$ is increased. The signal $\operatorname{err}_{\mathrm{Q}}$ is also observed at the same time. If $n_{\mathrm{c}}>N$ (where the value of $N$ should be predefined), the duration of " $\operatorname{err}_{\mathrm{Q}}=1$ " is longer than the observation time $N T_{\text {sam }}$, where $T_{\text {sam }}$ is the sampling period. Then it is concluded that there is a failure with $Q$ ( $N T_{\text {sam }}$ must be longer than the time delay caused by the sampling period and the parasitic parameters). If the gate signal $S$ is equal to 1 while $n_{\mathrm{c}}>N$, it can be concluded that the open-circuit fault occurs with $Q$. Then the values of the signals for the
open-circuit fault (OCF) and the short-circuit fault (SCF) become $\mathrm{OCF}=1$ and $\mathrm{SCF}=0$. If the gate signal $S$ is equal to 0 while $n_{\mathrm{c}}>N$, the short-circuit fault will be detected with $Q$, then the values of the signals become $O C F=0$ and $\mathrm{SCF}=1$.


Fig. 10 The strategy of fault detection and identification for the main power switch $Q$.
It should be noticed that only when the duration of "err ${ }_{\mathrm{Q}}=1$ " is longer than $N T_{\text {sam }}$, the fault tolerant operation would work. When an open-circuit fault happens with $Q$, the duration of " $\operatorname{err}_{\mathrm{Q}}=1$ " is always shorter than $d T_{\mathrm{s}}$. When a short-circuit fault happens with $Q$, the duration of " $\operatorname{err}_{\mathrm{Q}}=1$ " is always shorter than $(1-d) T_{\mathrm{s}}$. Therefore, if the switching period $T_{\mathrm{s}}$ is close to $N T_{\text {sam }}$, the fault tolerant operation cannot detect the failures with $Q$. In order to make the fault tolerant operation work properly, $T_{\text {sam }}$ must be much shorter than $T_{\mathrm{s}}$.

## 2. Remedial actions

The control method of the power switch $Q_{\mathrm{oc}}$ for the fault tolerant operation is shown in Fig. 11.


Fig. 11 The control method of the power switch $Q_{o c}$ for the fault tolerant operation.
$S_{\mathrm{Qoc}}$ is the gate signal of $Q_{\mathrm{oc}}$. According to Fig. 9 and Fig.11, when an open-circuit fault occurs with $Q$, the signal OCF will be set to 1 . Then $Q$ will be replaced by the power switch $Q_{\mathrm{oc}}$, and the gate signal $S_{\mathrm{Qoc}}$ is the same as $S$. When a short-circuit fault is detected with $Q, Q$ will
be isolated by the fuse $F$ from the circuit (i.e. the branch related with $Q$ is in the open circuit). Then, the power switch $Q_{\text {oc }}$ will replace the power switch $Q$, while the signal SCF is set to 1 . In addition, $S_{\text {Qoc }}$ is also the same as $S$.
The fault tolerant operations of the diodes $D_{1}, D_{2}$ and $D_{3}$ are similar to that of the power switch $Q$. It should be noted that the gate signals of $Q_{\text {oc } 1}$ and $Q_{\text {oc } 2}$ need to be complementary to $S$, while the gate signal of $Q_{\text {oc } 3}$ should be the same as $S$. The fault tolerant operation method for the diodes $D_{2}$ and $D_{3}$ can also be used for the diodes in the DC-DC Boost converter with extended stages.
The proposed converter with the protection for the capacitor failures is shown in Fig.12. The additional power switch $Q_{\mathrm{C}}$ is used to protect the converter when the capacitor fails.


Fig. 12 The proposed converter with the protection of the capacitors.
When the converter operates in a steady-state under the voltage loop control, the output voltage $U_{0}$ is substantially equal to the reference voltage $U_{\text {ref. }} U_{\mathrm{o}}$ will decrease to $0.5 U_{\text {ref }}$ or 0 when the capacitor failures happen, which are almost related to the short-circuit faults. Therefore, the signal $" \operatorname{sgn}_{C}$ " can be defined as follows:

$$
\operatorname{sgn}_{\mathrm{C}}= \begin{cases}0, & U_{\mathrm{o}}<k U_{\text {ref }}  \tag{29}\\ 1, & U_{\mathrm{o}}>k U_{\mathrm{ref}}\end{cases}
$$

where $k$ is a constant value that satisfies $0.5<k<1$. When $\operatorname{sgn}_{\mathrm{C}}=1, U_{\mathrm{o}}$ is equal to $U_{\mathrm{ref}}$, there is no capacitor failure in the converter. When a capacitor failure occurs, " $\mathrm{sgn}_{\mathrm{C}}$ " will be equal to 0 . The signal " $m(t)$ " can be obtained as follows:

$$
m(t)= \begin{cases}1, & t<t_{0}  \tag{30}\\ 0, & t>t_{0}\end{cases}
$$

where $t_{0}$ is the transient time that the converter operates from the starting to the steady-state. The gate signal of $Q_{\mathrm{C}}$ can be obtained by (29) and (30) as follows:

$$
\begin{equation*}
S_{\mathrm{C}}=\operatorname{sgn}_{\mathrm{C}}+m(t) \tag{31}
\end{equation*}
$$

where "+" represents the logical relationship "OR".
According to (31), during the transient time $t_{0}, S_{\mathrm{C}}$ is equal to $1, Q_{\mathrm{C}}$ is turned on, the converter operates in a normal state. When a capacitor failure occurs, $S_{\mathrm{C}}$ is equal to 0 , then $Q_{\mathrm{C}}$ will be turned off to protect the converter.

## V. EXPERIMENTAL RESULTS AND ANALYSIS

A 1.6 kW prototype has been developed, in which a TMS320F28335 DSP is adopted as the controller to form a voltage control loop. An IXYS-IXTK102N30P MOSFET and IXYS-DPG60C300HB Schottky diodes have been selected as the active power switches and diodes, respectively. The switching frequency is $f_{\mathrm{s}}=20 \mathrm{kHz}$, the value of the inductor is $L=234 \mu \mathrm{H}$, and the capacitors are $C_{1}=C_{2}=C_{3}=470 \mu \mathrm{~F}$. The input voltage changes continuously between $U_{\mathrm{in}}=50 \mathrm{~V} \sim 120 \mathrm{~V}$, and the output voltage is controlled constant at $U_{\mathrm{o}}=400 \mathrm{~V}$; the load resistor is $R=100 \Omega$. The experimental prototype is developed, as shown in Fig. 13.

The voltage stress across all the semiconductors and the inductor current for $U_{\text {in }}=50 \mathrm{~V}$ and $U_{\mathrm{o}}=400 \mathrm{~V}$ are shown in Fig. 14. It can be seen in Fig.14(a) that the duty cycle of the active power switch $Q$ is about $d=0.76$, (as opposed to approximately $d=0.9$ for the three-level Boost DC-DC converter), when the voltage-gain $M$ is 8 . In addition, the blocking voltage $U_{\mathrm{Q}}$ of $Q$ is 200 V (i.e. half the output voltage). The average inductor current is 35 A when the output power is 1.6 kW . At the same time, the voltage stress across $D_{1}-D_{3}$ is 200 V (again half the output voltage), as shown in Fig.14(b, c). Therefore, the single-switch Boost DC-DC converter can perform with a high voltage-gain and a low device voltage stress if a proper duty cycle is used.


Fig. 13 The experimental prototype of the proposed converter.

The voltages $U_{\mathrm{C} 2}$ and $U_{\mathrm{C} 3}$ across $C_{2}$ and $C_{3}$ (the output capacitors in series) for $U_{\mathrm{in}}=50 \mathrm{~V}$ and $U_{\mathrm{o}}=400 \mathrm{~V}$ are shown in Fig.15. Because these two capacitors are charged and discharged with the same duty cycle, $U_{\mathrm{C} 2}$ and $U_{\mathrm{C} 3}$ are both at constant 200 V . In addition, the potential difference between the input and output grounds is the voltage across $C_{3}$, i.e. constant at 200 V with a very small ripple, i.e. a very small $\mathrm{d} v / \mathrm{d} t$.


Fig. 14 Voltage stress across all semiconductors and inductor current when $U_{\text {in }}=50 \mathrm{~V}$ and $U_{\mathrm{o}}=400 \mathrm{~V}$. (a) Voltage stress across $Q$ and inductor current. (b) Voltage stresses across $D_{1}$ and $D_{2}$. (c) Voltage stresses across $D_{2}$ and $D_{3}$.

With the control of the voltage loop, the output voltage $U_{\mathrm{o}}$ can be still controlled at constant 400 V , even though the input voltage $U_{\text {in }}$ changes from 120 V to 50 V
continuously over 16 seconds, as shown in Fig.16(a). Therefore, the proposed converter can operate well with a wide voltage-gain range, e.g. from 3.3 to 8 . The inductor current $i_{\mathrm{L}}$ rises from 14 A to 35 A following to the falling input voltage, as shown in Fig.16(b).


Fig. 15 Voltages across $C_{2}$ and $C_{3}$ under $U_{\mathrm{in}}=50 \mathrm{~V}$ and $U_{\mathrm{o}}=400 \mathrm{~V}$.


Fig. 16 Output voltage and dynamic inductor current when $U_{\text {in }}$ changes from 120 V to 50 V continuously. (a) Output voltage and input voltage. (b) Dynamic inductor current and input voltage. In order to show the dynamic behavior of the proposed converter, an experiment with the load step change between $130 \Omega$ and $200 \Omega$ was carried out. The output voltage and the input current are shown in Fig. 17. According to Fig.17, the input current increases quickly from 6.5 A to 10 A , and the output voltage $U_{\mathrm{o}}$ nearly keeps
at constant 400 V with the control of the voltage loop. It can be seen that $i_{\text {in }}$ changes from 6.5 A to 10 A over 8 ms with the load step-change from $200 \Omega$ to $130 \Omega$, and it recovers from 10 A to 6.5 A over 8 ms with the load step-change from $130 \Omega$ to $200 \Omega$.
For the operation of the proposed converter with a wide input-voltage range, the conversion efficiencies related to the variable input voltages (e.g. $50 \mathrm{~V}, 60 \mathrm{~V}, \cdots \cdots, 110 \mathrm{~V}$, 120 V ) and the different output powers (e.g. 800 W , $1200 \mathrm{~W}, 1600 \mathrm{~W}$ ) are measured using a power analyzer (YOKOGAWA/WT3000) as shown in Fig.18, when the switching frequency $f_{\mathrm{s}}$ is 20 kHz . When the converter outputs 1200 W , it has its maximum efficiency $97.25 \%$ while the input voltage is $U_{\mathrm{in}}=120 \mathrm{~V}$. And the minimum efficiency is $90.53 \%$ when the input voltage is changed to $U_{\mathrm{in}}=50 \mathrm{~V}$. Therefore, the efficiency falls with the increased voltage-gain, due to the increased losses caused by the increased inductor current.


Fig. 17 Output voltage and input current with load step-change between $130 \Omega$ and $200 \Omega$.


Fig. 18 Relationship among efficiency, variable input voltages and different output powers when $f_{\mathrm{s}}=20 \mathrm{kHz}$.

## VI. Conclusion

A single-switch Boost DC-DC converter with a wide voltage-gain range is proposed in this paper. It employs one active power switch and less number of inductors and capacitors to operate over a wide voltage-gain range with the appropriate duty cycle. In addition, the voltage stress across all the semiconductors is as low as $1 / n$ of the output voltage, and the potential difference between the input and the output grounds is constant. It is suitable for the power interface of fuel cell vehicles.

## REFERENCES

[1] U. K. Madawala, P. Schweizer, and V. V. Haerri, "Living and mobility-A novel multipurpose in-house grid interface with plug-in hy-brid Blue Angle," ICSET'08, pp. 531-536, Sep. 2008.
[2] B. Zeng, J. Zhang, X. Yang, J. Wang, J. Dong, and Y. Zhang, "Integrated planning for transition to low-carbon distribution system with renewable energy generation and demand response," IEEE Trans. on Power Syst., vol. 29, no. 3, pp. 1153-1165, May 2014.
[3] P. Muthukrishnan, and R. Dhanasekaran, "A high step-up converter with a voltage multiplier \& coupled inductor module for photovoltaic system," ICACCT'14, pp. 1041-1045, May 2014.
[4] H. Rudnick, "Evolution of energy: global developments and challenges," IEEE Power Energy Mag., vol. 10, no.3, pp. 12-19, May 2012.
[5] Q. Zhai, S. Alberts, H. Cao, S. Zhao, and C. Yuan, "Strength analysis of international feed-in tariff promotion of clean energy applications for greenhouse gas emission mitigation," IEEE International Symposium on Sustainable Systems and Technology, pp. 1-6, 2010.
[6] J. Mao, L. Gu, A. Wu, G. Wu, X. Zhang, and D. Chen, "Back-stepping control for vertical axis wind power generation system maximum power point tracking based on extended state observer," $C C C^{\prime} 16$, pp. 8649-8653, Jul. 2016.
[7] C. Nguyen, and H. Lee, "A novel dual-battery energy storage system for wind power applications," IEEE Trans. Ind. Electron., vol. 63, no. 10, pp. 6136-6147, Oct. 2016.
[8] A. Nagarajan, and R. Ayyanar, "Design and strategy for the deployment of energy storage systems in a distribution feeder with penetration of renewable resources," IEEE

Trans. Sustainable Energy, vol. 6, no. 3, pp. 1085-1092, Jul. 2015.
[9] T. Nonaka, and M. Nakano, "Study of popularization policy of clean energy vehicles using life cycle assessment," ICISS'10, pp. 1-6, Jul. 2010.
[10] J. Jin, X. Chen, L. Wen, S. Wang, and Y. Xin, "Cryogenic power conversion for SMES application in a liquid hydrogen powered fuel cell electric vehicle," IEEE Trans. on Appl. Superconductivity, vol. 25, no. 1, Feb. 2015.
[11]V. Ivanov, D. Savitski, and B. Shyrokau, "A survey of traction control and antilock braking systems of full electric vehicles with individually controlled electric motors," IEEE Trans. Veh. Technol., vol. 64, no. 9, pp. 3878-3896, Sep. 2015.
[12]M. Ahmadi, E. Galvan, E. Adib, and H. Farzanehfard, "New fully soft switched bi-directional converter for hybrid electric vehicles: analysis and control," IECON'10, pp. 2340-2345, Nov. 2010.
[13]Y. Wu, and H. Gao, "Optimization of fuel cell and supercapacitor for fuel-cell electric vehicles," IEEE Trans. Veh. Technol., vol. 55, no. 6, pp. 1748-1755, Nov. 2006.
[14]U. R. Prasanna, X. Pan, A. K. Rathore, and K. Rajashekara, "Propulsion system architecture and power conditioning topologies for fuel cell vehicles," IEEE Trans. Ind. Appl., vol. 51, no. 1, Jan./Feb. 2015.
[15] Y. Zhang, Y. Mou, and Y. Yang, "An energy management study on hybrid power of electric vehicle based on aluminum air fuel cell," IEEE Trans. Appl. Supercond., vol. 26, no. 7, Oct. 2016.
[16]H. Chiu, and L. Lin, "A bidirectional DC-DC converter for fuel cell electric vehicle driving system," IEEE Trans. Power Electron., vol. 21, no. 4, pp. 950-958, Jul. 2006.
[17] A. A. Fardoun, E. H. Ismail, A. J. Sabzali, and M. A. Al-Saffar, "Bidirectional converter for high-efficiency fuel cell powertrain", J. Power Sources, vol. 249, pp. 470-482, Mar. 2014.
[18]M. Ahmadi, M. R. Mohammadi, E. Adib, and H. Farzanehfard, "Family of non-isolated zero current transition bi-directional converters with one auxiliary switch," IET Power Electron., vol. 5, no. 2, pp. 158-165, 2012.
[19]J. Xiao, X. Zhang, S. Wen, and D. Wang, "DC-DC converter based on real-time PWM control for a fuel cell system," ICAMS'14, pp. 561-566, Aug. 2014.
[20]O. Abutbul, A. Gherlitz, Y. Berkovich, and A. Ioinovici, "Step-up switching-mode converter with high voltage gain
using a switched-capacitor circuit," IEEE Trans. on Circuits and Syst. I, vol. 50, no. 8, pp. 1098-1102, Aug. 2003.
[21]Q. Zhao, F. Tao, F. C. Lee, P. Xu, and J. Wei, "A simple and effective to alleviate the rectifier reverse-recovery problem in continuous-current mode boost converter", IEEE Trans. Power Electron., vol. 16, no. 5, pp. 649-658, Sep. 2001.
[22]C. Pan, and C. Lai, "A high efficiency high step-up converter with low switch voltage stress for fuel cell system applications," IEEE Trans. Ind. Electron., vol.57, no. 6, pp. 1998-2006, Jun. 2010.
[23]G. Lefevre, and S. Mollov, "A soft-switched asymmetric flying capacitor Boost converter with synchronous rectification," IEEE Trans. Power Electron., vol. 31, no. 3, pp. 2200-2212, Mar. 2016.
[24]K. Jin, X. Ruan, M. Yang, and M. Xu, "A hybrid fuel cell power system," IEEE Trans. Ind. Electron., vol. 56, no. 4, pp. 1212-1222, Apr. 2009.
[25]B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/switched-inductor structures for getting transformerless hybrid DC-DC PWM converters," IEEE Trans. on Circuits and Syst. I, vol. 55, no. 2, pp. 687-696, Mar. 2008.
[26]G. R. Walker, and P. C. Sernia, "Cascaded DC-DC converter connection of photovoltaic modules," IEEE Trans. Power Electron., vol. 19, no. 4, pp. 1130-1139, Jul. 2004.
[27]R. J. K. Prasana, S. Ramprasath, and N. Vijayasarathi, "Design and analysis of hybrid DC-DC boost converter in continuous conduction mode," ICCPCT'16, pp. 1-5, 2016.
[28]L. Yang, T. Liang, and J. Chen, "Transformerless DC-DC converters with high step-up voltage gain," IEEE Trans. Ind. Electron., vol. 56, no. 8, pp. 3144-3152, Aug. 2009.
[29]H. Ardi, A. Ajami, F. Kardan, and S. N. Avilagh, "Analysis and implementation of a nonisolated bidirectional DC-DC converter with high voltage gain," IEEE Trans. Ind. Electron., vol. 63, no. 8, pp. 4878-4888, Aug. 2016.
[30]H. Shen, B. Zhang, D. Qiu, and L. Zhou, "A common grounded Z-source DC-DC converter with high voltage gain," IEEE Trans. Ind. Electron., vol. 63, no. 5, pp. 2925-2935, May 2016.
[31] V. F. Piresa, D. Foitoa, and J. F. Silvab, "A single switch hybrid DC/DC converter with extended static gain for photovoltaic applications," Electr. Power Syst. Res., vol. 146, pp. 228-235, May 2017.
[32]E. Jamshidpour, P. Poure, E. Gholipour, and S. Saadate, "Single-switch DC-DC converter with fault-tolerant capability under open- and short-circuit switch failures," IEEE Trans. Power Electron., vol. 30, no. 5, pp. 2703-2712, Mar. 2015.


Yun Zhang (M'13) was born in Jiangsu, China, in 1980. He received the B.S. and M.S. degrees in electrical engineering from the Harbin University of Science and Technology, Harbin, China, in 2003 and 2006, respectively, and the Ph.D. degree in electrical engineering from the Harbin Institute of Technology, Harbin, China, in 2010.
In 2010, he joined the Tianjin University, Tianjin, China, as a Lecturer in the School of Electrical and Information Engineering, where he is currently an Associate Professor. From December 2016 to December 2017, he was an academic visitor with the Power Electronics, Machines and Control (PEMC) Group at the University of Nottingham, England, U.K.. His current research interests include topologies, modulation, and control strategies of power converters for electric vehicles and microgrids.
Dr. Zhang is an Associate Editor of the Journal of Power ELECTRONICS.


Lei Zhou was born in Ningxia, China. He received his B.S. degree in Electrical Engineering from the Tianjin University, Tianjin, China, in 2015. He started pursing his M.S. degree in Electrical Engineering from Tianjin University, Tianjin, China, in 2015. His current research interests include DC-DC converters, modeling and analysis of DC-DC converters.


Mark Sumner (SM'05) received the B.Eng. degree in electrical and electronic engineering from Leeds University, Leeds, U.K., in 1986, and the Ph.D. degree in induction motor drives from the University of Nottingham, Nottingham, U.K., in 1992.
He was with Rolls Royce, Ltd., Ansty, U.K. He was a Research Assistant with the University of Nottingham, where he became a Lecturer in October 1992, and is currently a Professor of electrical energy systems. His research interests include control of power electronic systems including sensorless motor drives, diagnostics and prognostics for drive
systems, power electronics for enhanced power quality, and novel power system fault location strategies.


Ping Wang was born in Tianjin, China, in 1959. She received the B.S., M.S., and Ph.D. degrees in Electrical Engineering from the Tianjin University, Tianjin, China, in 1981, 1991, and 2005, respectively. Since 1981, she has been a Teacher and a Researcher at Tianjin University, where she is currently a Professor. Her current research interests include power electronic control of renewable energy sources, PWM converters, and intelligent detection and control.

