

CRACK ORIGIN AND DETECTION IN THIN CRISTALLYNE SOLAR CELLS IN A PRODUCTION LINE

E. Cereceda¹, J.R. Gutiérrez¹, J.C. Jimeno¹, J. Barredo², A. Fraile², E. Alarcón², S. Ostapenko³, A. Martínez⁴ and M. A. Vázquez⁴

Author for correspondence: Eneko Cereceda

¹ Technological Institute of Microelectronics, Basque Country University, Alameda de Urquijo s/n, 48013 Bilbao, Spain.

Email: ecereceda001@ikasle.ehu.es

² Department of Structural Mechanics and Industrial Constructions, Polytechnical University of Madrid, c/ José Gutiérrez Abascal 2, 28006 Madrid, Spain. Email: jbarredo@etsii.upm.es

³ University of South Florida, 4202 E Fowler Ave. Tampa, USA.

Email: ostapenk@eng.usf.edu

⁴ Isofoton S.A., Parque tecnológico de Andalucía c/Severo Ochoa 50, 29590 Campanillas, Málaga, Spain.

Email: a.martinez@isofoton.com

ABSTRACT: In order to reduce cost and make up for the rising price of silicon, silicon wafers are sliced thinner and wider, leading to weaker wafers and increased breakage rates during fabrication process. In this work we have analysed different cracks origins and their effect on wafer's mechanical strength. To enhance wafer's strength some etching methods have been tested. Also, we have analysed wafers from different points of an entire standard production process. Mechanical strength of the wafers has been obtained via the four line bending test and detection of cracks has been tested with Resonance Ultrasonic Vibration (RUV) system, developed by the University of South Florida.

Keywords: Crack detection, Cost reduction, Manufacturing and Processing.

1 PURPOSE

Crystalline silicon is the most widely used material in the photovoltaic industry. In the last few years the thickness of as-cut wafers has decreased dramatically from 330 μm to 240 μm and it is estimated to continue decreasing at 30 $\mu\text{m}/\text{year}$. In laboratory scale wafers are sliced at 120 μm or even thinner [1]. This reduction of the wafer thickness decreases the fabrication yield because of the rising of breakage ratio.

This paper discusses the origin of the cracks, their effect on wafer strength and a way to detect them. This work is based on results obtained from Isofoton's standard industrial line.

2 CRACK ORIGIN

Cracks present in a wafer may have two different origins. First, the cause can be intrinsic resulting from the damage produced during the wire sawing. Second, the source can be extrinsic as damage produced during handling or processes that can stress the wafer.

It is well known that the wire sawing process produces surface damage on wafers [2][3]. Wafer producers admit a surface damage up to 14 μm deep [4] but it's suspected that there is a deeper damage below the surface. J. Barredo et al. [5] suggest a subsurface damage up to 30 μm deep. To remove the surface damage, chemical or mechanical etching is used, however, chemical etching has shown better results [6].

2.1 Cracks generated in a production line

While intrinsic damage of the wafer is hard to avoid, solar cells manufacturers have to pay special attention to their production equipment in order not to damage the wafers.

To measure the extrinsic damage generated during the solar cell process, two sets of thin 125x125mm²

monocrystalline silicon wafers were introduced in a standard production line. These sets of wafers were 125 μm and 150 μm thick, respectively, whereas the production line was prepared for 240 μm thick wafers. Results show that crack formation is related more to the wafer handling process (fig.1) rather than the cell processing.

Thin wafers must be handled with special care so that optical aligning and vacuum handlers are capable of carefully managing them. Pushers, lateral friction points, mechanical positioners and any strike in the edge of the wafer could be a crack source that leads to breakage.




Figure 1: Wafers damaged by handling tools

High stress processes (fig.2), like metallization firing, soldering or laminating, are not necessarily processes that generate cracks. They don't usually damage the wafer but, if the wafer is already damaged, generated stress can propagate the crack so far as to break it. This shows the necessity of having a good wafer crack detection system before beginning these processes.



Figure 2: Strain generated by process

This experiment resulted in a greater than 80% yield when avoiding especially harmful handling procedures. This shows that industrially available manufacturing process is able to produce 125 μ m thick wafers.

3 CRACK EFFECTS ON WAFER MECHANICAL STRENGTH

It is already known that cracks have a crucial effect on silicon wafers' mechanical strength of the silicon wafers and some studies have related the mechanical strength of the wafer with the critical crack length [6].

The four line bending test has been chosen to carry out the experimental study. In this way, edge and surface defects are taken into account because the moment applied is constant in the analyzed region [7]. Knowing that the mechanical strength that characterizes a wafer is independent of its thickness for a reference area [5], this data lets us know the probability of breakage for every handling procedure.




Figure 3: Sketch of the simplified model of four line bending test



Figure 4: Four line bending tester

For this experiment, wafers with different etching treatments (chemical and mechanical) have been analyzed. Also we have analyzed wafers from different points of the production process.

Test results show dependence between decreased thickness and mechanical strength of the wafer, but this dependence changes from one etching method to another. The best results are obtained with chemical etching (NaOH) and the mechanical strength of the wafer is enhanced with a longer etching process. Above a certain value of decreased thickness, around 30 microns per face, the bending strength remains constant (fig.5). With this decrease, the surface cracks caused by the sawing process have been eliminated. Any other type of etching like mechanical etching or chemical etching with acid HF-HNO₃ shows worse results.




Figure 5: Bending strength with decreased thickness

Other steps of the process observed, like texturing and diffusion, do not show any important change in the mechanical strength of the wafers.

4 CRACK DETECTION

In order to detect the presence of cracks in the wafers we have use the RUV technique [8]. This technique excites a wafer, through a vacuum coupled high frequency piezoelectric transducer, with ultrasonic vibrations of a range of frequencies. The response of the wafer is taken through an ultrasonic probe and the resonance peaks are analysed.




Figure 6: Schematic of the RUV system

If a wafer has a crack its resonance peak frequency shifts down, the peak becomes wider, and its amplitude decreases. The responses of an undamaged wafer and a wafer with a crack can be seen in figure 7.




Figure 7: Resonance of two 125x125mm monocrystalline silicon wafers. The red trend shows a damaged wafer.

A tracking of a set of 50 wafers has been done along the fabrication process measuring them with this technique and data of central frequency of resonance peaks has been obtained (fig. 8). In our measurements, this data has the most reliable information to detect damaged wafers.




Figure 8: Average central frequency of RUV peak

In the fabrication process three shifts in central frequency of RUV peaks have been seen. These shifts are related to physical changes in the wafer. The first shift occurs after the texturing process, the second shift appears after the deposition and firing of metal contacts, and the last one can be seen after soldering.




Figure 9: Standard deviation of central frequency of RUV peak

The limit of this detection method is the size of the crack. If the shift of the frequency of the cracked wafer is smaller than the maximum allowed shift, the crack won't be detected. Fortunately the deviation from one wafer to another is very small (fig. 9) and the maximum allowed shift can be set to a very small value. Before soldering, the typical deviation of central frequency increases and

the maximum allowed shift has to be set in a bigger value, increasing the minimum size of crack detectable.

5 CONCLUSIONS

Surface damage generated during wire sawing and cracks induced during wafer handling and processing affects its mechanical strength.

An adequate elimination of the surface damage causes a dramatic increase in the wafer's mechanical strength. Other processes, like texturing, don't have any effect on wafer strength.

RUV technique can be an adequate method for in line crack detection at any point of the industrial process.

A proper handling and production process is able to produce cells down to 125 microns thick with high yields using equipment and production lines available in the market.

6 ACKNOWLEDGEMENTS

This work was carried out with financial support of the European Commission under the BiThink project and Spanish National Research Plans under Bimudel and Cesidel projects. Authors want to thank Philippe Nash of HCT Shaping Systems for supplying wire sawed wafers and Stephan Glunz for mechanical etched wafers.

7 REFERENCES

- [1] P. Nash, HCT Shaping Systems. Private communication.
- [2] I. Kao, M. Bhagavat, S. Wei. *Modelling and control of wiresaw manufacturing process*. In NFS Design and Manufacturing Grantees Conference, Long Beach, California, 1999.
- [3] C. Funke, O. Sciuropa, H.J. Möller, M. Stephan, K.J. Fröhlich, C. Seifert, A. Bachmann, A. Müller. *Towards thinner wafers by multi-wire sawing*. 19th EPSEC, Paris, France, 2004.
- [4] A. Mueller, N. Cherradi, P. M. Nasch. *The challenge to implement thin wafer potential with wire saw cutting technology*. Third World Conference on Photovoltaic Energy Conversion, Osaka, Japan, 2003.
- [5] J. Barredo, A. Fraile, J. C. Jimeno, E. Alarcón. *Mechanical characterization of monocrystalline silicon wafers*. 20th EPSEC, Barcelona, Spain, 2005.
- [6] G. Colleti, C.J.J. Tool, L.J. Geerligs. *Quantifying surface damage by measuring mechanical strength of silicon wafers*. 20th EPSEC, Barcelona, Spain, 2005.
- [7] H. Behnken, M. Apel, D. Framke. *Simulation of mechanical stress during bending tests for crystalline wafers*. 20th EPSEC, Spain, 2005.
- [8] A. Belyaev, O. Polupan, W. Dallas, S. Ostapenko, D. Hess, J. Wohlgemuth. *Crack Detection and analyses using resonance ultrasonic vibrations in full-size crystalline silicon wafers*. Applied Physics Letters 88, 111907, 2006.