Hybrid Behavioral-Analytical Loss Model for a High Frequency and Low Load DC-DC Buck Converter

D. Díaz, M. Vasić, O. García, J.A. Oliver, P. Alou, J.A. Cobos

Universidad Politécnica de Madrid Centro de Electrónica Industrial José Gutiérrez Abascal 2, 28006 Madrid

ABSTRACT — This work presents a behavioral-analytical hybrid loss model for a buck converter. The model has been designed for a wide operating frequency range up to 4MHz and a low power range (below 20W). It is focused on the switching losses obtained in the power MOSFETs. Main advantages of the model are the fast calculation time (below 8.5 seconds) and a good accuracy, which makes this model suitable for the optimization process of the losses in the design of a converter. It has been validated by simulation and experimentally with one GaN power transistor and three Si MOSFETs. Results show good agreement between measurements and the model.

I. INTRODUCTION

One of the most useful tools in the design and optimization of a converter is a power losses model. It can be used to select the best architecture for a set of specifications or to choose the best devices at the topology level to optimize the efficiency of the converter. In the literature, several types of model can be identified:

- Analytical model [1,2,3,4,5,6]
- Behavioral model [7,8]
- Physics model [9,10]

A physics based model has the advantages of a high level of detail, but the disadvantages of a long time of computation, even with a high performance computer. The behavioral model is balanced in terms of accuracy and computation time, but can have accuracy problems if the static and dynamic nonlinear effects are not considered. Finally, the analytical model relies on equations that take into account the non-idealities of the converter, and provides a faster simulation. Despite being a faster method compared to the other ones, its accuracy is the weakest point.

In this work a hybrid implementation between a behavioral and an analytical loss model is presented. The objective is to combine the advantages of both of them to manage a good trade-off between accuracy in the efficiency and losses estimation and a low computation time to be used as an optimization tol in the design of a converter or architecture at higher design level. The model has been focused for a low power range (below 20W) and high frequency (up to 4MHz) buck converter, where switching losses are dominant. Main advantages are: firstly a good accuracy, even for low load operating conditions and for a wide frequency range (up to 4MHz). The low computation time achieved, that will be quantified later, is very important

for the optimization process in the design of a converter or architecture. The model can be easily applied to any MOSFET whose main datasheet parameters are known. Additionally, due to the behavioral characteristic of the model, the calculation of the main waveforms of the switching transition is done, allowing a validation using any of the time domain simulators available in the market. For this work, it has been used PSpice to compare the obtained waveforms in the switching transitions with the simulations.

Despite it has not been designed for a particular application, due to the high switching frequency and low power range, one of the most suitable one is the design and optimization of the envelope amplifier to supply the high efficiency radiofrequency power amplifier for EER technique. This application demands a high efficiency power supply for a wide range of frequencies, and with a highly variable load. The power and switching frequency requirements can fit applications as the radiofrequency power amplifier for microsatellites or for medium bandwidth communication services as satellite telephony or trunked radio systems. Experimental results are provided considering these specifications, detailed in section IV.

II. DESIGN OF THE BUCK LOSS MODEL

The presented model is based on a simplified synchronous buck converter and has been mainly focused on the MOSFETs losses (power losses in magnetic components and capacitors haven't been modeled in this work). Figure 1 shows the schematic circuit of the synchronous buck converter. Due to the high frequency operation, the parasitic inductances of the MOSFET (L_d , L_s , L_g) and also the parasitic inductance of the PCB, L_{pcb} , are considered.




Figure 1. Schematic circuit of the modeled synchronous buck converter

978-1-4673-0803-8/12/\$31.00 ©2012 IEEE

Main assumptions of the model are the load behavior as a current source and that the inductor used in experiments has been designed to obtain a DC output current in the operating range to decouple the core losses and the wire AC losses from the converter losses.

Analytical expressions to model the nonlinear parasitic capacitances and the forward transconductance have been considered. The parasitic capacitances are obtained using the equation (1) to fit the datasheet curves, where C_p (C_{ds} , C_{gs} or C_{gd}) depends on the V_{ds} and on three constant parameters:

$$C_{\rm p} = (V_{\rm ds}(t) + k_1)^{k_2} \cdot k_3 \tag{1}$$

The equation model of the transconductance is based on the same equation type. The three constant parameters are calculated to fit accurately the datasheet curves. In case this equation has not fitted properly the datasheet curve, a piecewise-polynomial function has been used, to ensure in all cases a good fitting of the curves. This method for modeling the capacitances is important because allows the use of the model for different types of power transistors, as GaN, with a different shape for the curve of the parasitic capacitances as a function of the drain-source voltage, compared to Si MOSFETs.

Additionally, the following parameters are considered for the model: V_{dr} and V_{dr2} (drivers input voltages), V_d (body diode forward voltage), Q_g , Q_{rr} , V_{th} , $\underline{R_{DSon}}$ dead times between control signals, R_g and inductor R_{dc} . All these parameters have been also obtained from the datasheet. However, measurements of parasitic capacitances, transconductance at different V_{gs} voltages, R_{DSon} have been done to increase the accuracy of the analytical expressions and to check the accuracy of the datasheet parameters.

As it can be deduced from Figure 1, it is very complex to obtain the equation that describes the converter in a closed form, especially when it is necessary to model non-linear capacitors and variable transconductance. These parameters have strong influence on the efficiency estimation and if they are modeled with constant values it can lead to huge error in the estimation. Therefore, a different approach has been used:

- Obtention of the equivalent circuit for each sub-period of the transition.
- Calculation of the differential equations of the state variables for each period.
- Iterative numerical calculation of the state variables evolution with a fixed time step (1ps).
- At the end of the transition all the losses are obtained. After the last step of a switching transition, the energy stored in the parasitic components is discharged and therefore, taken into account as part of the losses.

The proposed model is based on two main transition periods (high side turn-on and high side turn-off) that are modeled independently. Starting from the steady state conditions at the beginning of the transitions, the main waveforms and the losses can be obtained. The main intervals are based on [5], but the implementation of the equations, the converter model, the parameters that are considered and the analytical curves obtained has been done under a different approach. Each switching transition is divided into several sub-periods, each one corresponding to a different equivalent circuit whose differential equations are calculated. The transitions between them are based on the values of the state variables as shown below, using the final values in a sub-period as the initial values for the next sub-period.

1.-High side MOSFET turn-on:

<u>1.1-($V_{gs} \le V_{th}$)</u>: The turn on interval starts with the high side MOSFET off and with the driver voltage V_{dr} applied, so V_{gs} starts to increase. The behavior of the transistor is an open circuit for this interval, which ends when V_{gs} reaches the threshold voltage of the MOSFET. The differential equations of the state variables in this period are the following:

$$\frac{di_{d}}{dt} = \frac{V_{in} + V_{d} - V_{ds}(t) + L_{s} \cdot (\frac{V_{gs}(t) + R_{g} \cdot i_{g}(t) - V_{dr}}{L_{g} + L_{s}})}{(L_{d} + L_{pcb} + L_{d} + L_{s} + \frac{L_{g} \cdot L_{s}}{L_{g} + L_{s}})}$$
(2)

 $\frac{di_s}{dt} =$

$$\frac{\left(V_{dr}-R_{g'}i_{g}(t)-V_{gs}(t)\right)\cdot\left(L_{d}+L_{pcb}+L_{d}+L_{s}\right)+L_{g'}(V_{in}+V_{d}-V_{ds}(t))}{L_{s}\cdot L_{g}+\left(L_{d}+L_{pcb}+L_{s}+L_{d}\right)\cdot\left(L_{s}+L_{g}\right)}$$

$$\frac{dV_{ds}}{dt} = \frac{\frac{i_d(t) + i_g(t)}{C_{gs}} + \frac{i_d(t)}{C_{gd}}}{1 + \frac{C_{ds}}{C_{gd}} + \frac{C_{ds}}{C_{gs}}}$$
(4)

$$\frac{dV_{gs}}{dt} = \frac{\frac{i_{d}(t) + i_{g}(t)}{c_{ds}} - \frac{i_{d}(t)}{c_{ds} + c_{gd}}}{\frac{c_{gs}}{c_{ds}} + \frac{c_{gd}}{c_{ds} + c_{gd}}}$$
(5)

The equations of the other state variables of the simplified buck converter shown in Figure 1 (i_g and V_{gd}) are obtained from equations (2) to (5). These values are added to the state variables values of the previous period in an iterative process.

<u>1.2- (V_{ds}(t) > R_{DSon}·I_o) & (I_d < I_o):</u> The second stage starts when V_{gs}>V_{th} and lasts until i_d or V_{ds} reach their final values. As a simplification, it is used I_o instead I_o-(Δ I_o/2) due to the design of the inductor so the current has only DC component, as considered in the model assumptions. For this interval, the transistor is modeled by a current source whose value is obtained from the transconductance analytical equation calculated using the datasheet curves.

Equations (2) and (3) are valid for this subinterval. However, the equations for the voltages change:

$$\frac{dV_{\rm ds}}{dt} = \frac{\frac{{}^{1}d^{(t)-1}source+{}^{1}g^{(t)}}{C_{\rm gs}} + \frac{{}^{1}d^{(t)-1}source}{C_{\rm gd}}}{1 + \frac{C_{\rm ds}}{C_{\rm gd}} + \frac{C_{\rm ds}}{C_{\rm gs}}}$$
(6)

$$\frac{dV_{gs}}{dt} = \frac{\frac{i_d(t) - i_{source} + i_g(t)}{C_{ds}} - \frac{i_d(t) - i_{source}}{C_{ds} + C_{gd}}}{\frac{C_{gs}}{C_{ds}} + \frac{C_{gd}}{C_{ds} + C_{gd}}}$$
(7)

<u>1.3- If $(V_{ds} \le R_{DSon}*I_o)$ & while $(I_d \le I_o)$: In this third sub-period, the transistor is modeled by the onresistance of the datasheet. If the current reaches faster the steady state value than the drain-source voltage, the model skips this stage and the analysis goes to the final sub-period.</u>

In this sub-period, only the voltages equations are modified, substituting i_{source} from (6) and (7) for $V_{ds}(t)/r_{on}$.

<u>1.4-</u> In the final part of this transition it is considered, for the parasitic inductances and the capacitances, the discharge of the remaining energy until the steady state is reached, and in this process the losses are produced by ringing. It is assumed that, in the range of operation considered, the parasitic components are totally discharged and the steady state is reached both in t_{on} and t_{off} intervals.

<u>1.5</u>- A partial calculation of the losses in this transition is done at this moment and stored to be used at the end of the calculations. Losses in this period are produced by:

- Driver and gate losses
- Body diode conduction
- Reverse recovery
- Ringing loss due to the energy stored in the parasitic components of the high side MOSFET.
- Switching losses

Additionally, the conduction losses are added. An advantage of the implementation method for calculating the losses is that for the parasitic capacitance C_{oss} discharge (in case the voltage is slower than the current), at the end of the transient, it can be updated the value of the capacitance each step as the V_{ds} is decreasing, which has a high impact in the value of this partial losses. In the ringing losses calculation it is considered that the ringing is finished before of the transition ends so all the energy stored in the parasitic components is lost.

2.-High side turn-off: Initially, the V_{dr} of the high side MOSFET is turned to cero and the $V_{gs}(t)$ starts to decrease. During this transient, the low side MOSFET is considered to behave as an open circuit. Parasitic

inductances are considered the same for both MOSFETs.

<u>2.1- ($i_d < i_{source} = f(V_{gs})$)</u>: The HS side transistor is modeled by the on resistance. The differential equations of the state variables in this interval are the following:

$$\frac{di_{\rm d}}{dt} = \frac{A(t) + B(t)}{C} \tag{8}$$

$$A(t) = V_{in} - V_{ds}(t) - V_{ds2}(t)$$
(9)

$$B(t) = \left(\frac{V_{gs}(t) + R_g \cdot i_g(t) + V_{gs2}(t) + R_{g2} \cdot i_{g2}(t)}{L_g + L_s}\right) \cdot L_s$$
(10)

$$C = 2 \cdot L_d + L_{pcb} + 2 \cdot L_s \cdot \frac{L_g}{L_g + L_s}$$
(11)

$$\frac{\mathrm{di}_{\mathrm{s}}}{\mathrm{dt}} = -\frac{\left(\mathrm{V}_{\mathrm{gs}}(\mathrm{t}) + \mathrm{R}_{\mathrm{g}} \cdot \mathrm{i}_{\mathrm{g}}(\mathrm{t}) - \left[\frac{\mathrm{d}_{\mathrm{d}}}{\mathrm{dt}}\right] \cdot \mathrm{L}_{\mathrm{g}}\right)}{\mathrm{L}_{\mathrm{s}} + \mathrm{L}_{\mathrm{g}}} \tag{12}$$

$$\frac{di_{s2}}{dt} = -\frac{\left(V_{gs2}(t) + R_{g2} \cdot i_{g2}(t) - \left[\frac{dt_d}{dt}\right] \cdot L_g\right)}{L_s + L_g}$$
(13)

$$\frac{dV_{ds}}{dt} = \frac{\frac{i_{d}(t) - \frac{V_{ds}(t)}{r_{on}} + i_{g}(t)}{c_{gs}} + \frac{(i_{d}(t) - \frac{V_{ds}(t)}{r_{on}})}{c_{gd}}}{1 + \frac{C_{ds}}{c_{gd}} + \frac{C_{ds}}{c_{gs}}}$$
(14)

$$\frac{dV_{gs}}{dt} = \frac{(i_d(t) - \frac{V_{ds}(t)}{r_{on}} + i_g(t)) \cdot C_{gd} + (i_g(t) \cdot C_{ds})}{C_{gs} \cdot C_{ds} + C_{gd} \cdot C_{gs} + C_{gd} \cdot C_{ds}}$$
(15)

$$\frac{dV_{ds2}}{dt} = \frac{\left(\frac{-I_0 + i_d(t) + i_{g2}(t)}{C_{gs}} + \frac{-I_0 + i_d(t)}{C_{gd2}}\right)}{1 + \frac{C_{ds2}}{C_{gd2}} + \frac{C_{ds2}}{C_{gs}}}$$
(16)

$$\frac{dV_{gs2}}{dt} = \frac{(-I_0 + i_d(t) + i_{g2}(t)) \cdot C_{gd2} + (i_{g2}(t) \cdot C_{ds2})}{C_{gs} \cdot C_{ds2} + C_{gd2} \cdot C_{gs} + C_{gd2} \cdot C_{ds2}}$$
(17)

As explained in the first transition, the remaining equations can be obtained using equations (8) to (17).

For this subinterval, the same formulas are applied for the currents. The equations for the voltages of the high side MOSFET change by substituting the term $V_{ds}(t)/r_{on}$ for i_{source} in equations (14) and (15).

<u>2.3-</u> $(V_{gs} \le V_{th})$ and while $(V_{dsLS} \ge -V_d)$ & (transition time < dead time): The gate-source voltage has decreased below the threshold voltage but there is still a V_{ds} voltage in low side. The high side MOSFET behaves as an open circuit.

The equations of the currents do not change and in the equations of the voltages of the high side MOSFET, the term i_{source} is eliminated.

 $\frac{2.4-~(i_d\geq 0)~\&~(transition~time < dead~time):}{\text{There~is~low~side~body~diode~conduction~and~the}}$ There is low side body diode conduction and the equations are recalculated again until one of the two conditions applies.

2.5- Finally, as in the previous transition, the ringing losses that correspond to the parasitic capacitances and inductances are obtained.

3.-Final calculations: Once all the losses are calculated, the efficiency is obtained and the desired waveforms of the transitions are shown. The MOSFET voltages including the package (and the associated parasitic inductances) can be also obtained, which is useful to compare the obtained waveforms with the measurements.

III. MODEL IMPLEMENTATION AND VALIDATION

The model has been implemented as a function in MATLAB and has the following input data: input and output voltages and output current, switching frequency, dead times and all the parameters described in section II. With this loss model, as the equations are valid for any MOSFET that is used, the process to adapt it for a particular device is simplified, as only the analytical equations have to be obtained. The presented model allows, as said above, the calculation of the main waveforms of the converter and the breakdown losses. It can be used for a first theoretical validation, comparing the calculated waveforms to the simulation results obtained with a time domain simulator. Figure 2 shows the main waveforms of current and voltage of a highside turn on transition and in Figure 3 it is shown the good correspondence on the first 2ns of the high side MOSFET turn-on between PSpice and the proposed model.




Figure 2. Waveforms of Vds, Vgs and id obtained with the proposed model for a high side turn-on transition

One of the characteristics of this model, compared to variable integration step of simulators as PSpice, Simplorer or Saber, is the fixed integration step. A fixed step allows avoiding a huge increase in the simulation time when the parasitic components are considered. On the other hand, a fixed integration step could cause convergence problems or less accuracy. To avoid both of them without increasing the simulation time, a small simulation step (1ps) has been chosen. As this model only needs data of one period and only calculates in detail the switching transitions to obtain the power losses, the small integration step doesn't imply a high simulation time, 2.5 (BSZ058N03), 4.5 (IRFR3707Z) and 8.5 (EPC1015) seconds experimentally on the different tests that have been done with a conventional computer.




Figure 3. Waveforms of Vgs and id at the beginning of the high side turn-on transition (first 2ns). PSpice simulation (up) and proposed model (down)

In order to compare the calculation times with the ones obtained with a variable step simulator, LTSpice has been used. It has been developed an interface between MATLAB and LTSpice to obtain the efficiency and losses of the converter, using the MOSFET and driver models provided by the manufacturer of the devices.

Only one period is simulated to obtain the efficiency, to do a fair comparison with the presented model. The computation times obtained are of 1,9-3,6 seconds (IRFR37073Z), 0,8-1,8 seconds (BSZ058N03) and 3,5-15,1 seconds (EPC1015) depending on the test conditions, the selected MOSFET and the L_{pcb}, using the same computer than with the proposed model. It has been observed that L_{pcb} limits the performance of the simulator, increasing the simulation time and the data file size, due to the decrease on the integration step on the switching transitions, so L_{pcb} has been limited in the LTSpice simulations, specially for the BSZ058N03 and EPC1015 to obtain low computation times and data sizes that can be processed fast. It can be seen that the computation times are in the same range, with the advantage that the computation time of the proposed model does not depend so much on the test conditions.

IV. EXPERIMENTAL RESULTS

An experimental validation of the model has been done using three different MOSFETs. Three Si devices, IRFR3707Z, BSZ058N03 and IRF8915, and one GaN device: EPC1015. Measurements have been done with the following specifications: Frequency from 500kHz to 4MHz, input voltages of 20V and 15V and an output voltage of 10V and 7.5V respectively and an output power range from 2.5W to 18W.

The dead times, drivers input voltages (of 5V) and currents together with input and output voltages and currents have been measured on the prototype. The parasitic inductances have been estimated with the data of the simulation model that the manufacturer of the devices supplies. For the driving stage, ISO722 isolator and EL7158 drivers have been used. The magnetic component has been designed to avoid having output current ripple.

In Figures 4 to 12 the results of the comparison can be seen. It can be appreciated that there is a good correspondence between measurements and the model for all the tests done. The highest efficiency differences are 3% at 18W, figure 6, and 6% at low load in figure 8, but considering that a 6% of error is obtained at around 2.7W, the error in the power losses is small (0.43W).




Figure 4. Measured and model efficiencies for IRFR3707Z at 2MHz for 20V Vin and 10V Vout

In figure 5 it can be seen the total predicted losses of the model compared to the measured losses, and the good correspondence between them.




Figure 5. Measured and model losses for IRFR3707Z at 2MHz for 20V Vin and 50% duty cycle




Figure 6. Measured and model efficiencies for IRFR3707Z at 4MHz for 20V Vin and 10V Vout

Although good results have been obtained, the model does not include temperature dependencies, or variation of the transconductance curve with the V_{ds} voltage, which will be implemented in a optimization process of the model and may explain the small deviations between the model and the measurements, making the model more robust for different operating conditions.




Figure 7. Measured and model efficiencies for BSZ058N03 at 2MHz for 15V Vin and 7.5V Vout




Figure 8. Measured and model efficiencies for BSZ058N03 at 4MHz for 15V Vin and 7.5V Vout

Figure 9 shows measured and model predicted losses for BSZ058N03 MOSFET between 2.7W to 11.5W, with an input voltage of 15V, duty cycle of 50% and a switching frequency of 4MHz. The prediction has a maximum error of 0.43W for the lowest power in the operation range considered.




Figure 9. Measured and model losses for BSZ058N03 at 4MHz for 15V Vin and 50% duty cycle




Figure 10. Measured and model efficiencies for GaN EPC1015 at 500kHz; 20V Vin & 10V Vout




Figure 11. Measured and model efficiencies for GaN EPC1015 at 4MHz; 20V Vin & 10V Vout

Additional experimental results have been obtained applying the model to a four phase synchronous buck converter, in a power range from 4W to 30W. The switching frequency of the test has been 2.08MHz, the input voltage of 17V and the duty cycle of 50%. The efficiency has been measured for a constant output current on each phase so the assumptions of the model are valid. The MOSFETs are IRF8915 and the drivers used LM27222. Figure 12 shows the good correspondence between measurements and model estimation in a wide operation range.




Figure 12. Measured and model efficiencies for IRF8915 at 1.8MHz; 20Vin & duty cycle=50%

The proposed model allows the calculation of the breakdown losses, as shown below. It has been obtained for 7W of output power and shown in Figure 13, where it can be seen that most of the losses are due to switching, gate and driving, as the assumptions of the model consider.




Figure 13. Losses breakdown for BSZ058N03 at 2MHz for 15V Vin and 50% duty cycle at Pout=7W

Additional future work is an extension of the switching frequency over 4MHz and the consideration of the magnetic losses in the model.

V. CONCLUSION

In this work it is presented a hybrid behavioralanalytical model of a buck converter for high frequency range operation up to 4MHz and low power (3W to 18W and iout_{max}=2.5A). The model calculates the power losses of the converter in the switching transitions using only the datasheet main parameters. The computation time of the model is below 8.5 seconds, similar to the equivalent calculation time using an SPICE based simulator which is below 15 seconds but with a higher range of variation. The good trade-off between accuracy and simulation time makes the implemented model a suitable tool for the estimation of the losses and the optimization in the design of a converter or architecture. Main waveforms of the switching transitions as well as losses breakdown are provided, using the datasheet parameters. The model behavior has been validated by simulation comparing it with PSpice. The model has been validated experimentally with four different devices, one GaN power transistor and three Si MOSFETs, obtaining a good accuracy even at high frequency and low load (maximum error of 6% or 0.43W at Pout=2.7W at high frequency and a 3% at $P_{out}=18W$).

REFERENCES

- [1] Z. Zhang, J. Fu, Y.F. Liu, P.C. Sen, "Switching Loss Analysis Considering Parasitic Loop Inductance with Current Source Drivers for Buck Converters", IEEE Transactions on Power Electronics, Vol. 26, Issue 7, July 2011, p.1815-1819.
- [2] Y. Bai, Y. Meng, A.Q. Huang, F.C. Lee, "A Novel Model for MOSFET Switching Loss Calculation", IEEE Power Electronics and Motion Control Conference, 2004, p.1669-1672.
- [3] W. Eberle, Z. Zhang, Y.F. Liu, P.C. Sen, "A Practical Loss Model for Buck Voltage Regulators", IEEE Transactions on Power Electronics, Vol. 24, Issue 3, March 2009, p.700-713.

- [4] A.D. Sagneri, D.I. Anderson, D.J. Perreault, "Optimization of Transistors for Very High Frequency dc-dc Converters", IEEE Energy Conversion Congress and Exposition, September 2009, p. 1590-1602.
- [5] Y. Ren, M. Xu, J. Zhou, F.C. Lee, "Analytical Loss Model of Power MOSFET", IEEE Transactions on Power Electronics", Vol. 21, Issue 2, 2006, p.310-319.
- [6] M. Rodríguez, A. Rodríguez, P.F. Miaja, J. Sebastian, "Analysis of the switching process of power MOSFETs using a new analytical losses model", IEEE Energy Conversion Congress and Exposition, September 2009, p. 3790-3797.
- [7] J. Wang, T. Zhao, J. Li, A.Q. Huang, R. Callanan, F. Husna, A. Agarwal, "Characterization, Modeling, and Application of 10-kV SiC MOSFET", IEEE Transactions on Electron Devices, Vol. 55, Issue 8, July 2008, p.1798-1806.
- [8] R. Pagano, "Characterization, Parameter Identification and Modeling of a New Monolithic Emitter-Switching Bipolar Transistor", IEEE Transactions on Electron Devices, Vol. 53, Issue 5, 2006, p.1235-1244.
- [9] Y. Cheng, M.J. Deen, C.-H. Chen, "MOSFET Modeling for RF IC Design", IEEE Transactions on Electron Devices, Vol. 52, Issue 7, July 2005, p.1286-1303.
- [10] K.A. Bowman, B.L. Austin, J.C. Eble, X. Tang, J. D. Meindl, "A Physical Alpha-Power Law MOSFET Model", IEEE Journal of Solid State Circuits, Vol. 34, Issue 10, 1999, p.1410-1414.