## High Temperature Pulsed and DC Performance of AlInN/GaN HEMTs

S. Martín-Horcajo<sup>1\*</sup>, M. J. Tadjer<sup>1</sup>, M. A. Di Forte Poisson<sup>2</sup>, N. Sarazin<sup>2</sup>, E. Morvan<sup>2</sup> and C. Dua<sup>2</sup>, R. Cuerdo<sup>1</sup>, and F. Calle<sup>1</sup>

<sup>1</sup> Dpto. Ingeniería Electrónica and Instituto de Sistemas Optoelectrónicos y Microtecnología, ETSI Telecomunicación, Universidad Politécnica de Madrid, Av. Complutense 30, 28040 Madrid, Spain. <sup>2</sup>Alcatel-Thales III-V Lab, Route de Nozay, 91460 Marcoussis, France \*E-mail: smartin@die.upm.es

The AlGaN/GaN high-electron mobility transistors (HEMTs) have been considered as promising candidates for the next generation of high temperature, high frequency, high-power devices. The potential of GaN-based HEMTs may be improved using an AlInN barrier because of its better lattice match to GaN, resulting in higher sheet carrier densities without piezoelectric polarization [1]. This work has been focused on the study of AlInN HEMTs pulse and DC mode characterization at high temperature.

The devices were fabricated in III-V Labs [2]. Drain current (I<sub>D</sub>) and transconductance ( $g_m$ ) were measured from room temperature up to 500 K on devices with different geometry ( $L_G$ =250 nm;  $W_G$ =2x75 µm, 2x100 µm, or 8x75 µm). Pulsed V<sub>GS</sub> measurements (gate lag) were done to evaluate the presence of trapping effects [3]. In addition, pulsed V<sub>DS</sub> characterization was also carried out.

As with AlGaN-barrier HEMTs, the drain current of AlInN/GaN devices decreased at high temperature, due to reduction of the electron mobility and drift velocity [4]. However, unlike AlGaN barrier devices, these thermal effects on I<sub>D</sub> and  $g_m$  values were not reversible (Fig. 1). This behaviour could be related to the increase of the gate leakage current. Gate lag measurements in Fig. 2 ( $\Delta V_{GS}$ =-6 V, 1 µs period up to DC) have shown the presence of traps, specially located either at the surface or in the barrier near the 2DEG [3]. On the other hand, pulsed V<sub>DS</sub> measurements have shown an almost constant I<sub>D</sub> independent of pulse width. In contrast, AlGaN/GaN HEMTs typically showed an increase in I<sub>D</sub> as the duty cycle decreased. That increase in drain lag in AlInN/GaN HEMTs could correlate to the buffer trap density in our devices [3].



Figure 1. Trapping effects characterized by gate lag measurements.

Figure 2. Gate lag measurements by means of  $V_{GS}$  pulsed characterization.

[1] F. Medjdoub, et al., IEEE Electr. Lett., Vol. 43, No. 5, pp. 71-72, March 2007.

[2] N. Sarazin, et al., IEEE Electr. Dev. Lett., Vol. 31, No. 1, pp. 11-13, January 2010

- [3] A.P. Zhang, et al., Solid-State Electronics, Vol 47, pp. 821-826, 2003.
- [4] S. Martin-Horcajo, et al., WOCSDICE 2010, May 2010

## Acknowledgments

This work was supported by the Spanish Ministerio de Ciencia e Innovación under the RUE (CSD2009-00046) and AEGaN (TEC2009-14307-C02-01) projects