

# In-Plane-Gate GaN Transistors for High-Power RF Applications

Giovanni Santoruvo and Elison Matioli, *IEEE member*

**Abstract**—In-plane-gate field effect transistors (IPGFETs) offer an innovative device architecture in which the channel conductivity is modulated by the electric field from the two-dimensional electron gas (2DEG) in the two adjacent in-plane gates, isolated by etched trenches. The planar nature of the gate electrode yields a huge reduction in parasitic gate capacitance, which can lead to much higher frequency. Moreover, the fabrication process for these devices is extremely simple and with inherently self-aligned gates.

Here, we combine for the first time the promising architecture of IPGFETs with the exceptional properties of III-Nitrides, such as large carrier density and breakdown field, to reveal their enormous potential for high-power RF devices. AlGaIn/GaN IPGFETs demonstrated large drain current up to 1.4 A/mm and transconductance up to 665 mS/mm, which are respectively 9x- and 5x-larger than the best IPGFETs demonstrated in other semiconductors. These devices presented excellent gate control with on-off ratio up to  $10^7$  along with ultra-low capacitances down to 0.7 aF, leading to an estimated  $f_T$  up to 0.89 THz. Extremely large breakdown voltage of 500 V was observed despite their nanoscale dimensions, with small leakage current below 1 nA up to 300 V. These results reveal that III-Nitride IPGFETs offer a promising pathway for future terahertz devices delivering large output powers.

**Index Terms**—In-plane gate, nanowires, high frequency, gate capacitance, GaN, III-Nitrides, HEMTs, 2DEG, terahertz

## I. INTRODUCTION

IPGFETs offer an innovative architecture [1] in which the channel and gates lie on the same plane of the 2DEG. The gate control over electrons in the channel is done by the electric field induced from the adjacent 2DEG gates isolated from the channel by a nanoscale etched trench, which results in a small gate capacitance down to a few aF (as predicted by Ref. [2]) and can lead to much higher frequency operation. Gate electrodes are defined with the same ohmic metalization of the source and drain pads, and do not need any gate dielectrics. Thus, these devices present inherently self-aligned processes requiring only two main fabrication steps. IPGFETs demonstrated in the literature are mainly based on narrow-gap III-V heterostructures such as AlGaAs/GaAs at 300 K [1, 3–8], GaAs/InGaAs/AlGaAs at 300 K [9], InGaAs/InP at 4 K [10] and InAlAs at 300 K [11]. Although a good gate control has been demonstrated, the relatively small electron density in the 2DEG and the very low critical breakdown field in these III-Vs semiconductors yield small output current and breakdown voltage, and consequently limited output power.

This work was supported by the Swiss National Science Foundation under Grant 200021\_169362. The authors are with the Power and Wide-band-gap Electronics Research Laboratory (POWERlab), Ecole Polytechnique Federale de Lausanne (EPFL), CH1015, Lausanne, Switzerland (e-mail: giovanni.santoruvo@epfl.ch; elison.matioli@epfl.ch)

©2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.




Fig. 1: (a) Schematic and (b) top-view SEM image of a 165 nm-wide and 250 nm-long IPGFET. Zoomed top-view SEM images of a 250 nm-long (c) and 50 nm-long (d) IPGFETs.

In this work, we combine the promising architecture of IPGFETs with the exceptional properties of III-Nitrides to reveal their enormous potential to deliver large output power at very high frequencies. We demonstrate for the first time high-performance IPGFETs on AlGaIn/GaN heterostructures on silicon substrates with very large  $I_{ds}$  of 1.4 A/mm and  $g_m$  up to 665 mS/mm, which are respectively 9x- and 5x-larger than the best IPGFET demonstrated in other semiconductors [9], and much superior than preliminary works published on GaN semiconductors [12, 13]. In addition, our devices presented ultra-low gate capacitance down to 0.7 aF, high on-off ratio of  $10^7$ , and very high breakdown voltage of 500 V. These results reveal the enormous potential of III-Nitride IPGFETs to deliver large output power in high frequency applications.

## II. RESULTS AND DISCUSSION

IPGFETs were fabricated on  $\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}$  (23.5nm)/AlN (8nm)/GaN (300 nm) followed by a 3.75  $\mu\text{m}$ -thick buffer on silicon substrate. The electron mobility ( $\mu_e$ ), carrier concentration ( $n_s$ ) and sheet resistance ( $R_{sh}$ ) of the epitaxial structure measured at 300K were  $1.05 \times 10^{13} \text{ cm}^{-2}$ , 1690  $\text{cm}^2/\text{Vs}$  and 350  $\Omega/\square$ , respectively. Their simple fabrication process consists of only two major steps which inherently result in self-aligned gates. The first step is the definition of the channel, gates, source and drain by a single electron beam lithography using hydrogen silsesquioxane 2% (HSQ), followed by  $\text{Cl}_2$ -based inductively coupled plasma (ICP) etching to isolate the gate and to define mesa regions. We fabricated devices with channel lengths ( $L$ ) of 250 nm and 50 nm and widths ( $w$ ) varying from

20 nm to 165 nm. 60 nm-wide isolation trenches were etched with two nominal trench depths ( $h$ ) of 140 nm (Shallow) and 210 nm (Deep) as measured in the mesa regions (the depth within the narrow trenches may be smaller than these values).

The second step is the deposition of ohmic contacts, defined by optical lithography, for source, drain as well as gate electrodes. A metal stack of Ti (200 Å)/Al (1200 Å)/Ti (400 Å)/Ni (600 Å)/Au (500 Å) was deposited in the contact regions by electron-beam evaporation and annealed at 860°C. In this work, we focused on demonstrating the simplest fabrication process, without any oxides or passivation layers. Passivations and surface treatments are the subject of our future work. Figures 1a and b show the cross-sectional schematic and the top-view SEM image of the device after fabrication. Figures 1c and d show the zoomed SEM view of two different geometries investigated with channel lengths of 250 nm and 50 nm, respectively.

Figures 2a and b show the transfer characteristics for  $L$  of 250 nm and 50 nm, both for the Shallow and Deep samples. For a fixed  $L$  and  $h$ , the  $I_{ds}$  and  $|V_{th}|$  increased for wider channel devices, due to the smaller resistance in wider channels. In addition, the more pronounced strain relaxation of the AlGaIn barrier in narrower channels causes a decrease of carriers induced by piezo-electric polarization fields [14, 15], thus reducing  $n_s$ ,  $I_{ds}$  and  $|V_{th}|$ . These devices presented a large on-off ratio up to  $10^7$  with a small leakage current of less than 10 pA for the Deep and 100 pA for the Shallow devices, revealing an excellent channel control from the in-plane gate with air dielectric. For a fixed  $w$ , an increase in  $I_{ds}$  along with a more negative  $V_{th}$  was observed by reducing the length of the nanowires from 250 nm to 50 nm (Fig. 2b), which is again expected due to the smaller resistance of the wire and the reduced strain relaxation in the 50 nm-long devices. Double-sweep transfer characteristic measurements (not shown) revealed a  $\Delta V_{th}$  of about 0.2 V - 0.3 V, which was independent from device geometry and channel sizes. Such  $\Delta V_{th}$  can be associated to the presence of traps in the AlGaIn barrier and on the etched sidewalls, which can be mitigated by passivating the device.

The depth of the etched trenches that isolate the gate and channel regions has an important impact on the device performance. By reducing  $h$  while maintaining  $w$  constant, we observed a significant positive shift in  $V_{th}$  for all device widths, which reveals an increase in gate capacitance for the shallower trenches (discussed in more details later).

Figure 3a shows the output characteristics of the 50 nm-long 85 nm-wide shallow IPGFET. A large current density ( $I_{ds}/w$ ) of 1.4 A/mm was observed, which is over 9x-larger than the best IPGFET [9] based on an InGaAs quantum well, due to the much larger carrier density and very small sidewall depletion in III-Nitrides [16, 17]. Figure 3b shows the transconductance of the 50 nm-long IPGFETs, revealing larger and broader  $g_m$  for wider nanowires. A significant increase in the absolute value of  $g_m$  was observed for the Shallow devices, along with a reduction on the width of the  $g_m$  curves. The normalized  $g_m/w$  was larger for smaller  $w$  due to the improved modulation over the narrower channels, going from 335 mS/mm for 85 nm-wide channel to 665 mS/mm for the




Fig. 2: Transfer characteristics of 250 nm-long and 50 nm-long IPGFETs with different widths for Deep (dashed) and Shallow (solid) IPGFETs. Both Deep and Shallow 20 nm-wide 250nm-long IPGFETs were fully depleted.




Fig. 3: (a) Output characteristic of a 50 nm-long and 85 nm-wide IPGFET. (b) Transconductance of Deep (dashed) and Shallow (solid) 50 nm-long IPGFETs. The normalized peak transconductance ( $g_m/w$ ) is shown for the Shallow devices.

20 nm-wide channel, which is nearly 5x-larger than the best IPGFET [9].

High frequency operations require a small gate capacitance in addition to a large  $g_m$ , which is an intrinsic advantage of IPGFETs. The effective gate-to-channel capacitance per unit of area ( $C''_{eff}$ ) was experimentally determined from  $n_s = 1/q \int_{V_{th}}^0 C''(v) dv = C''_{eff} \times V_{th}/q$ . We measured  $n_s$  from Hall bars with similar  $w$ , and extracted  $V_{th}$  from Fig. 2 at  $I_{ds} = 1$  nA. Figure 4a shows the effective gate capacitance per unit of length  $C'_{eff} = C''_{eff} \times w$  for the 250 nm-long IPGFETs, which includes contributions from intrinsic and extrinsic capacitances. The intrinsic  $C'_{int}$  was numerically calculated using COMSOL (blue curve in Fig. 4a), considering the device cross-section




Fig. 4: (a) Measured  $C'_{\text{eff}}$  (black) and simulated  $C'_{\text{int}}$  (blue) per unit of length versus  $w$  for the 250 nm-long Deep IPGFET. (b) Simulated  $C'_{\text{int}}$  versus  $w$  and  $h$ .

TABLE I: Characteristics of the 50 nm-long Shallow and Deep IPGFETs.  $f_T$  was estimated as  $f_T \approx g_m/2\pi C_{\text{eff}}$ .

	$w$ [nm]	$n_s$ [ $e12 \text{ cm}^{-2}$ ]	$C_{\text{eff}}$ [aF]	$g_m$ [ $\mu\text{S}$ ]	$f_T$ [THz]
Shallow	20	1.9	2.2	12.4	0.89
	40	3.1	4.6	22.1	0.77
	65	4.0	8.5	27.9	0.53
	85	4.3	9.4	33.2	0.56
Deep	20	1.9	0.7	3.9	0.89
	40	3.1	1.8	9.3	0.82
	65	4.0	3.1	14.4	0.75
	85	4.3	3.9	14.7	0.60

with nominal  $h$ . Assuming that the difference between  $C'_{\text{eff}}$  and  $C'_{\text{int}}$  is due to extrinsic parasitic capacitances  $C'_{\text{ext}}$  acting on the same unit of length, we can estimate  $C'_{\text{ext}}$  (red area in Fig. 4a). The trench depth significantly affects  $C'_{\text{int}}$ , as shown in the simulation in Fig. 4b. For a given  $w$ , shallower trenches result in larger  $C'_{\text{int}}$  since the electric field lines from the gate region overlap more of the unetched semiconductor material, whose dielectric constant is larger than that of air in the trenches. Therefore, shallower trenches offer an improved gate control over electrons in the channel, which suggests an effective gate control through the unetched underlying semiconductor material. This supports the results of Fig. 3b, as the better gate control of the Shallow devices resulted in a larger  $g_m$ , and their larger  $C'_{\text{int}}$  for a given  $w$  yielded smaller  $|V_{\text{th}}|$  compared to Deep devices. Other effects may also affect the channel for deeper etchings, such as a larger strain relaxation of the barrier that reduces  $n_s$  and further shifts  $V_{\text{th}}$  towards positive values.

The total effective capacitance estimated as  $C_{\text{eff}} = C'_{\text{eff}} \times wL$  was in the range of 0.7 aF (20 nm-wide) to 3.9 aF (85 nm-wide) for the Deep, and 2.2 aF (20 nm-wide) to 9.4 aF (85 nm-wide) for the Shallow devices (Table I). These are extremely small values of gate capacitance, which are very promising for high frequency applications. Since these devices have not been designed for high frequency measurements, we estimated the cut-off frequencies as  $f_T \approx g_m/2\pi C_{\text{eff}}$  up to 0.89 THz. Table I summarizes the characteristics of the 50 nm-long IPGFETs.

Figure 5 shows the breakdown voltage measurement for the 165 nm-wide 250 nm-long IPGFET in off-state ( $V_{gs} = -11 \text{ V}$ ), revealing a small drain  $I_{ds}$  and gate  $I_g$  leakage currents, below 1 nA and 100 pA respectively, even at 300 V, along with a very




Fig. 5: (a)  $I_{ds}$  and  $I_g$  versus  $V_{ds}$  for a 165 nm-wide 250 nm-long IPGFET in off-state ( $V_{gs} = -11 \text{ V}$ ).

high breakdown voltage of 500 V (regardless of the width of the devices). The similar behavior of  $I_{ds}$  and  $I_g$  suggests that at large voltages the leakage current flows entirely through the semiconductor buffer layers, not through the nanowires, since both the drain and gate contacts are ohmic. In addition, the device performance and breakdown characteristics are not hindered by the dielectric quality, since air trenches serve as dielectric in these IPGFETs.

In conclusion, we demonstrated for the first time Al-GaN/GaN IPGFETs with a large current density of 1.4 A/mm,  $g_m$  up to 665 mS/mm and very large breakdown voltage of 500 V. The in-plane gates resulted in ultra-small gate capacitance down to 0.7 aF, leading to an estimated  $f_T$  up to 0.89 THz. These results reveal the enormous potential of III-Nitride IPGFETs for high-frequency and high-power, once this technology is successfully scaled up. Furthermore, the in-plane-gate structure could offer an interesting geometry for studying carrier transport in nanoscale channels.

#### ACKNOWLEDGMENT

The authors would like to thank the staff in CMi and ICMP cleanrooms at EPFL for technical support.

#### REFERENCES

- [1] A. D. Wieck and K. Ploog. Inplanegated quantum wire transistor fabricated with directly written focused ion beams. *Applied Physics Letters*, 56(10):928–930, March 1990. Doi: 10.1063/1.102628.
- [2] D. K. de Vries, P. Stelmaszyk, and A. D. Wieck. Intrinsic and extrinsic capacitances of in-plane-gated transistors. *Journal of Applied Physics*, 79(10):8087, 1996. Doi: 10.1063/1.362364.
- [3] A. D. Wieck and K. Ploog. High transconductance inplanegated transistors. *Applied Physics Letters*, 61(9): 1048–1050, August 1992. Doi: 10.1063/1.107712.
- [4] J. Nieder, A. D. Wieck, P. Grambow, H. Lage, D. Heitmann, K. v Klitzing, and K. Ploog. One dimensional lateral field effect transistor with trench gate channel insulation. *Applied Physics Letters*, 57(25):2695–2697, December 1990. Doi: 10.1063/1.103803.
- [5] J. S. McLean, A. D. Wieck, M. Bleder, and K. Ploog. High frequency characteristics of in-plane-gate transistors. *Applied Physics Letters*, 61(11):1324, 1992. Doi: 10.1063/1.107580.

- [6] K. Ogawa, J. Allam, N. de B. Baynes, J. R. A. Cleaver, T. Mishima, and I. Ohbu. Ultrafast characterization of an inplane gate transistor integrated with photoconductive switches. *Applied Physics Letters*, 66(10):1228–1230, March 1995. Doi: 10.1063/1.113245.
- [7] K. Ogawa, J. Allam, N. De B. Baynes, J. R. A. Cleaver, T. Mishima, and I. Ohbu. Ultrafast characterization of in-plane-gate field-effect transistors: parasitics in laterally gated transistors. *Optical and quantum electronics*, 28(7):907–917, 1996.
- [8] M. Dilger, R. J. Haug, K. Eberl, A. Kurtenbach, Y. Kershaw, and K. v. Klitzing. Transport characterization of inplane gate devices fabricated by direct epitaxial growth on patterned substrates. *Applied Physics Letters*, 68(22): 3132–3134, May 1996. Doi: 10.1063/1.115801.
- [9] U. Meiners, H. Brugger, B. E. Maile, C. Wlk, and F. Koch. Quasi one-dimensional in-plane-gate field-effect-transistor. *Solid-State Electronics*, 37(4):1001–1004, April 1994. Doi: 10.1016/0038-1101(94)90345-X.
- [10] Jan-Olof J. Wesstrm, Katharina Hieke, Bjrn Stlnacke, Thomas Palm, and Bjrn Stoltz. Demonstration of quantized conductance in deeply reactive ion etched In<sub>0.53</sub>Ga<sub>0.47</sub>As/InP electron waveguides with in-plane gates. *Applied Physics Letters*, 70(10):1302–1304, March 1997. Doi: 10.1063/1.118518.
- [11] Yuji Komatsuzaki, Kazuhiro Higashi, Tomoteru Kyougoku, Koji Onomitsu, and Yoshiji Horikoshi. Negative Differential Resistance in InGaAs/InAlAs Nanoscale In-Plane Structures. *Japanese Journal of Applied Physics*, 49(10):104001, October 2010. Doi: 10.1143/JJAP.49.104001.
- [12] A. Ebberts, D. Reuter, M. Heuken, and A.D. Wieck. In-plane gate transistors in Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN heterostructures written by focused ion beams. *Superlattices and Microstructures*, 33(5-6):381–388, May 2003. Doi: 10.1016/j.spmi.2004.02.012.
- [13] Lars Hiller, Katja Tonisch, and Jrg Pezoldt. Side gate AlGa<sub>N</sub>/Ga<sub>N</sub> FET on silicon and sapphire. *physica status solidi (c)*, 11(2):280–283, February 2014. Doi: 10.1002/pssc.201300298.
- [14] O. Landr, D. Camacho, C. Bougerol, Y. M. Niquet, V. Favre-Nicolin, G. Renaud, H. Renevier, and B. Daudin. Elastic strain relaxation in GaN/AlN nanowire superlattice. *Physical Review B*, 81(15), April 2010. Doi: 10.1103/PhysRevB.81.153306.
- [15] M. Azize and T. Palacios. Top-down fabrication of AlGa<sub>N</sub>/Ga<sub>N</sub> nanoribbons. *Applied Physics Letters*, 98(4):042103, 2011. Doi: 10.1063/1.3544048.
- [16] Elison Matioli and Toms Palacios. Room-Temperature Ballistic Transport in III-Nitride Heterostructures. *Nano Letters*, 15(2):1070–1075, February 2015. Doi: 10.1021/nl504029r.
- [17] Giovanni Santoruvo, Adrien Allain, Dmitry Ovchinnikov, and Elison Matioli. Magneto-ballistic transport in Ga<sub>N</sub> nanowires. *Applied Physics Letters*, 109(10):103102, September 2016. Doi: 10.1063/1.4962332.