# Configurable Circuits Featuring Dual-Threshold-Voltage Design With Three-Independent-Gate Silicon Nanowire FETs

Jian Zhang, Student Member, IEEE, Xifan Tang, Student Member, IEEE, Pierre-Emmanuel Gaillardon, Member, IEEE, and Giovanni De Micheli, Fellow, IEEE

Abstract-Silicon nanowire transistors with Schottky-barrier contacts exhibit both n-type and p-type characteristics under different bias conditions. Polarity controllability of silicon nanowire transistors has been further demonstrated by using an additional polarity gate. The device can be configured as n-type or p-type by controlling the polarity gate voltage. This paper extends this approach by using three independent gates and shows its interest to implement dual-threshold-voltage configurable circuits. Polarity and threshold voltage of uncommitted devices are determined by applying different bias patterns to the three gates. Uncommitted logic gates can thus be configured to implement different logic functions, targeting either high-performance or low-leakage applications. Dual-threshold-voltage design is thereby achievable through the use of a wiring scheme on an uncommitted pattern. With the polarity controllability of the three-independent-gate device, a range of logic functions is also obtained by replacing  ${
m V_{DD}}$  and GND by complementary input signals. Synthesis results of ISCAS'85 and VTR sequential benchmark circuits with these devices show, before place and route, comparable performance and 51% reduction of leakage power consumption compared to 22-nm low-standby-power FinFET technology.

Index Terms—Ambipolar, configurable, dual-threshold-voltage, silicon nanowire.

## I. INTRODUCTION

EAKAGE power consumption has become an important issue in circuit design with around 30% to 50% of the current System-On-Chip (SOC) power consumption [1]. In CMOS technology, multi-threshold-voltage (multi- $V_t$ ) design is widely used to reduce the overall leakage power consumption of circuits [2]. Low- $V_t$  devices are used in the critical paths to meet timing constraints, while high- $V_t$  devices with low leakage are used in slack paths. However, the implementation of multi- $V_t$  circuits requires extra technological steps to build devices with different threshold voltages, which affect the layout regularity and increase the process costs compared to single- $V_t$  design [3]. Adaptive body biasing is another popular technique to mitigate the increasing leakage power consumption, but separate body biasing for tuning threshold voltage of each transistor is hard

Manuscript received December 09, 2013; accepted February 28, 2014. Date of publication July 17, 2014; date of current version September 25, 2014. This work was supported by Grant ERC-2009-AdG-246810. This paper was recommended by Associate Editor Z. Zhang.

The authors are with the Integrated Systems Laboratory (LSI), École Polytechnique Fédérale de Lausanne (EPFL), 1015 Lausanne, Switzerland (e-mail: jian.zhang@epfl.ch; xifan.tang@epfl.ch; pierre-emmanuel.gaillardon@epfl.ch; giovanni.demicheli@epfl.ch).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TCSI.2014.2333675

to achieve due to the area overhead of additional circuits and routing resources [4].

In order to achieve better electrostatic control and reduce short channel effects, FinFETs have been successfully used for the 22-nm technology node [5], [6]. Leakage in FinFETs is significantly reduced as compared to planar devices. To achieve an even better electrostatic control, *Si*licon *N*ano*W*ire *FETs* (SiNWFETs) with gate-all-around control have shown to be a natural extension of FinFETs [7]. Furthermore, the use of metal contacts in the source and drain regions creates Schottky barriers that can be electrically trimmed to take advantage of the inherent ambipolar behavior, i.e., the simultaneous *n*-type and *p*-type characteristics.

This ambipolar phenomenon is directly exploited within vertically-stacked *D*ouble-*G*ate (DG) SiNWFET [8]. By using a double-independent-gate structure, the polarity of the device (i.e., type of carriers) can be selected electrically. Ambipolar DG SiNWFETs are desirable for the development of new logic architectures, which are intrinsically not implementable with CMOS in a compact form [9]. Moreover, their leakage current can be further reduced by efficiently controlling Schottky barriers [10].

In this paper, we present the vertically-stacked Three-Independent-Gate (TIG) SiNWFET. A preliminary version of this work has been presented in [11]. The proposed TIG SiNWFET exploits and controls its ambipolar behavior to enable a dynamic control of the device polarity, as well as a tuning of its threshold voltage. Dual- $V_t$  configurable circuits are achievable by applying different connection schemes to uncommitted devices.

Due to the absence of D-flip-flop, the early work [11] focused on combinational logic circuits. In this paper, we give more information on the fabrication technology of TIG SiNWFET and its performance estimated by TCAD simulation at 22-nm technology. The operation modes of TIG SiNWFET under different bias conditions are presented in detail. Based on these configurations, logic gates are mapped onto an uncommitted pattern towards high-performance and low-leakage applications. With the flexibility of TIG SiNWFET, we also propose an unconventional way to implement a range of logic functions by replacing V<sub>DD</sub> and GND with complementary input signals. Along with a compact true-single-phase-clock D-flip-flop, the new set of functions with TIG SiNWFETs are able to benchmark both combinational and sequential circuits. Synthesis of benchmark circuits onto TIG SiNWFETs before place and route shows comparable performance and 51% reduction of leakage

power consumption compared to Low-ST and by-Power (LSTP) FinFET counterpart.

The remaining parts of this paper are organized as follows. In Section II, we introduce the background of multi- $V_t$  design and ambipolar SiNWFETs. In Section III, we present the vertically-stacked TIG SiNWFET technology, its operation modes and performance estimation. In Section IV, we map logic gates onto an uncommitted pattern with both low- $V_t$  and high- $V_t$  configurations. Performance of logic gates and benchmark circuits with TIG SiNWFETs is compared with LSTP FinFET technology in Section V followed by a discussion of challenges and opportunities in Section VI and conclusions in Section VII.

## II. BACKGROUND

In this section, we briefly review the conventional multi-threshold-voltage technology, and introduce the electrostatic control in state-of-the-art ambipolar silicon nanowire FETs.

#### A. Conventional Multi-Threshold-Voltage Technology

For a given technology node, devices with low  $V_t$  normally show larger ( $\sim 1.5\times$ )  $I_{\rm on}$  but also much larger ( $\sim 30\times$ )  $I_{\rm off}$  when compared to high- $V_t$  devices [5], [12]. Low- $V_t$  devices with larger  $I_{\rm on}$  are used in the critical paths to reduce delay and meet timing constraints. In non-critical paths, leakage power consumption becomes the main constraint. Then, high- $V_t$  devices with lower  $I_{\rm off}$  are preferred. The mix of different threshold voltages is called multi- $V_t$  design, and is a common technique to reduce the overall leakage power consumption, without degrading the performance of circuits.

In multi- $V_t$  design, devices with different threshold voltages can be obtained in different ways. A straightforward method is the use of different gate materials to tune the gate workfunction, thereby modifying the threshold voltage of the device [3], [13]. Similar as tuning the gate oxide thickness and channel doping concentration to modify  $V_t$ , this method requires extra process steps, which affects the layout regularity and increases the process costs compared to single- $V_t$  design.

Adaptive body biasing is another approach to achieve multi- $V_t$  design. Due to the body effect of MOSFETs, the threshold voltage of a device is modulated by separately biasing its source and body terminals [14], [15]. Nevertheless, separately tuning threshold voltage of each transistor is hard to achieve with this approach due to the isolation restriction and the area overhead of additional circuits and routing resources [4].

Compared to bulk MOSFETs, Fully-Depleted SOI (FDSOI) technology provides more flexibility to utilize the body effect. The threshold voltage of the FDSOI device can be also tuned by properly doping a ground plane layer below the buried oxide [13]. However, this method also requires extra process steps.

Table I summarizes the limitations of these conventional multi- $V_t$  technologies. Either extra process steps or group tuning is required to implement the multi- $V_t$  design. These technologies cannot perfectly avoid all the limitations.

To overcome these limitations, we propose in this paper a new device, which can realize dual- $V_t$  circuits with a unified process for all the devices. The threshold voltage of pre-defined devices is tuned by applying different biases on extra gate terminals. This voltage biasing is decided individually by applying different connection schemes.

TABLE I
LIMITATIONS OF CONVENTIONAL MULTI-VT TECHNOLOGY

Limitations	Gate workfuntion engineering	Adaptive body biasing	Ground plane doping		
Extra process	Yes	No	Yes		
Group tuning	No	Yes	No		
FDSOI only	No	No	Yes		




Fig. 1. SEM pictures of state-of-the-art ambipolar SiNWFETs, (a) Vertically stacked SiNWFET with only polarity gate, (b) and with both polarity gate and control gate [8], (c) Single SiNWFET with two independent gates (scale bar = 200 nm) [10].

# B. Electrostatic Control in Schottky-Barrier SiNWFETs

In order to improve the electrostatic control in short channel devices, FinFETs with a tri-gate structure have been successfully used for 22-nm technology node [5], [6]. Beyond FinFETs, silicon nanowire FETs with a gate-all-around structure are expected to achieve an even better electrostatic control.

On the other hand, metal source/drain technology has been investigated to reduce the contact resistance and to overcome the issues in heavily doped source/drain technology [16]. The metal-silicon contacts create Schottky barriers at source and drain. Schottky-barrier FETs show simultaneous *n*-type and *p*-type characteristics, since metal can provide the conduction of both electrons and holes. With efficient control of an additional polarity gate, Schottky barriers in SiNWFETs can be electrically trimmed. Electrons or holes are then selectively injected into the channel, and the polarity of the device is thereby determined.

Polarity control in a vertically stacked SiNWFET has been demonstrated with three gate regions in [8]. The structure is shown in Fig. 1(a), (b). The two gates close to source and drain are connected together and named as *P*olarity *G*ate (PG) (Fig. 1(a)). The other gate in the inner region is called as *C*ontrol *G*ate (CG) (Fig. 1(b)). The fabricated device exhibits both *n*-type and *p*-type characteristics depending on the polarity gate bias. Moreover, this device with gate-all-around structure shows <70 mV/dec subthreshold slope, which is approaching the theoretical limit.

Another approach to control the polarity consists of a single SiNWFET with two independent gate regions as shown in Fig. 1(c) [10]. The two gates independently modulate the Schottky

Device Structure	Channel Length	$I_{ m on}/I_{ m off}$	$I_{ m off}$	SS [mV/dec]
[8] Stacked NWs	350nm	$10^{7}(n)$	< 1pA	64(n)
"PG-CG-PG"		$10^{6}(p)$		70(p)
[10] Single NW	680nm	$10^{7}(n)$	< 4fA	220(n)
"PG-CG"		$10^{9}(p)$		90(p)




Fig. 2. Structure of a vertically-stacked three-independent-gate SiNWFET.

barriers at source and drain. Therefore, at OFF state, by drastically suppressing the tunneling at both source and drain, this device shows a very low leakage current, below 4 fA.

Table II summarizes the structure and performance of the two state-of-the-art ambipolar devices, including  $I_{\rm on}/I_{\rm off}$  ratio, leakage current and Subthreshold Slope (SS). Although the channel length of these two devices is much longer than state-of-the-art CMOS devices, the principle of polarity control and leakage suppression still holds even with shrunk channel.

The two ambipolar SiNWFETs show either ideal subthreshold slope or ultra-low leakage current. Trade off between performance and leakage power consumption can thus be achievable by combining the two kinds of characteristics.

#### III. THREE-INDEPENDENT-GATE SILICON NANOWIRE FET

In this section, vertically-stacked TIG SiNWFET is introduced. Instead of using two different structures as discribed in Section II, the high-performance and low-leakage characteristics can be exploited in a unified structure. Polarizability and leakage control of the device are then discussed. TCAD simulation validates the dual- $V_t$  ambipolar characteristic of the device, and also predicts its performance at state-of-the-art technology node.

# A. Structure of TIG SiNWFET

Fig. 2 illustrates a vertically-stacked SiNWFET with three independent gate-all-around gate regions. This TIG structure enables all operations of the previous two devices. With this vertically-stacked structure, the driving strength is determined by the number of stacked nanowires, without any impact on area. Three nanowires are stacked in Fig. 2.

Vertically-stacked TIG SiNWFET can be fabricated with the same top-down process of vertically-stacked DG SiNWFET described in [8]. First, the stack of nanowires is obtained by a single *Deep Reactive Ion Etching* (DRIE) Bosch process. Then the polarity gates are patterned and followed by a self-aligned patterning of control gate. After the formation of the gates, silicon nitride spacers are used to isolate the structures. A nickel layer is deposited and annealed to produce NiSi at source/drain

and gate contacts. Finally, the unreacted nickel is removed by a selective etching of nickel over NiSi. This top-down approach enables large-scale fabrication of arrays of vertical stacks of nanowires, compared to the bottom-top approach which requires transfer procedures of grown nanowires on a final substrate [10], [17].

As opposed to DG-SiNWFETs, Polarity Gate at Source (PGS) and Polarity Gate at Drain (PGD) are independent and modulate the Schottky barrier thickness to tune respectively the tunneling of electrons and holes. The Control Gate (CG) in the inner region is used to switch the channel conduction as in conventional MOSFETs. With this novel structure, TIG SiNWFET is able to implement all operations of the previous two devices [8], [10], and thereby introduces tunable high performance and low leakage characteristics.

## B. Operation of TIG SiNWFET

By independently biasing the three gates to either GND ('0') or  $V_{\rm DD}$  ('1'), 8 operation modes of this device are divided into 4 groups. We can identify two ON states, two standard OFF states, two low-leakage OFF states, and two uncertain states which will not be used. Fig. 3 illustrates the six most important operation modes and their corresponding band diagrams when  $V_{\rm DS}=V_{\rm DD}$  (i.e., S= '0' and D= '1').

- 1) **ON states**: As shown in Fig. 3(a), (b), when PGS = PGD = CG, one of the Schottky barriers is thin enough to allow hole tunneling from drain (*p*-type) or electron tunneling from source (*n*-type), and there is no barrier in the channel. Thus, majority carriers flow through the device easily.
- 2) *OFF states*: Current is shut off due to the barrier induced by opposite biasing of control gate and polarity gates as shown in Fig. 3(c), (d). Nevertheless, small number of carriers are still tunneling through the thin barrier into the channel. This mode is similar to DG SiNWFET [8].
- 3) **Low-leakage OFF states**: When PGS = S and PGD = D in Fig. 3(e), (f), thick barriers prevent carriers from tunneling at both source and drain and ensure minimum leakage in the device. This mode corresponds to the two-gate SiNWFET [10].
- 4) *Uncertain states*: When PGS = '1' and PGD = '0', barriers are thin enough for tunneling. However, this condition may also create an unexpected barrier in the inner region that will block the current flow, and cause signal degradation. Hence, the uncertain states should be prohibited by always fixing PGD = '1' (PGS = '0') for *n*FET (*p*FET), or using PGD=PGS.

A symbol of TIG SiNWFET is shown in Fig. 4(a), with all five terminals. According to the transition between ON and OFF states, four configurations of TIG SiNWFET are also depicted in Fig. 4, including Low-V $_t$  (LVT) nFET/pFET and High-V $_t$  (HVT) nFET/pFET. The uncertain states are naturally avoided in these configurations.

- 1) **Low-** $V_t$  **pFET** (Fig. 4(b)): PGS and PGD are biased to GND. The voltage sweep on CG makes a transition between *p*-type ON (Fig. 3(a)) and standard OFF states (Fig. 3(c)).
- 2) **Low-**V<sub>t</sub> **nFET** (Fig. 4(c)): PGS and PGD are biased to  $V_{\rm DD}$ . The voltage sweep on CG makes a transition be-




Fig. 3. ON, OFF and low-leakage OFF operation modes and their corresponding band diagrams.




Fig. 4. Bias configurations of TIG SiNWFET with a single input.

$$\begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \\ \\ \\ \end{array} \end{array} \end{array} \begin{array}{c} \begin{array}{c} \\ \\ \\ \end{array} \end{array} \begin{array}{c} \begin{array}{c} \\ \\ \\ \end{array} \end{array} \begin{array}{c} \begin{array}{c} \\ \\ \\ \end{array} \end{array} \begin{array}{c} \\ \\ \end{array} \begin{array}{c} \\ \\ \end{array} \end{array} \begin{array}{c} \begin{array}{c} \\ \\ \\ \end{array} \end{array} \begin{array}{c} \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \\ \end{array} \begin{array}{c}$$

Fig. 5. Bias configurations of TIG SiNWFET for two inputs.

tween *n*-type ON (Fig. 3(b)) and standard OFF states (Fig. 3(d)).

- 3) *High*-V<sub>t</sub> *pFET* (Fig. 4(d)): GND is applied to CG and PGS, and a voltage sweep is applied on PGD. In this configuration, the device switches between *p*-type ON (Fig. 3(a)) and low-leakage OFF states (Fig. 3(e))
- 4) *High*-V<sub>t</sub> *nFET* (Fig. 4(e)): V<sub>DD</sub> is applied to CG and PGD, and a voltage sweep is applied on PGS. In this configuration, the device switches between n-type ON (Fig. 3(b)) and low-leakage OFF states (Fig. 3(f)).

The configuration of TIG SiNWFET can be further extended for two inputs by combining the bias configurations for a single input in Fig. 4.

- 1) **2** series nFETs (Fig. 5(a)): By combining the LVT and HVT nFET configurations, two inputs on CG and PGS implement the function of 2 series nFETs.
- 2) **2 series** *pFETs* (Fig. 5(b)): Similarly, the configuration of 2 series *pFETs* is obtained by combining the LVT and HVT *pFET* configurations.
- 3) **DG configuration** (Fig. 5(c)): The TIG SiNWFET can also work as a DG SiNWFET demonstrated in [8]. In this configuration, the device is ON when G1 = G2. Thus, this configuration is efficient for implementation of XOR function [18].

Even though a specified gate is used for polarization in TIG SiNWFETs, these two-inputs configurations efficiently utilize the extra gates without source/drain region between two inputs, thereby mitigating the area overhead compared to conventional CMOS devices. In addition, the internal node capacitance between two inputs does not exist in TIG SiNWFETs. This helps to reduce the delay of circuits.




Fig. 6. Schematic of simulated 22-nm TIG SiNWFET.

## C. Performance Estimation by TCAD

In order to estimate device performance at advanced technology node, a single TIG SiNWFET is simulated by using Synopsys Sentaurus [19]. Schematic of the device is shown in Fig. 6. Diameter of the lightly p-type doped silicon nanowire is 15 nm. Three 24-nm metal gates with mid-gap workfunction are placed on 5.1 nm  $HfO_2$  high- $\kappa$  dielectric layer (Equivalent Oxide Thickness = 0.8 nm). Schottky Barrier Height (SBH) for electrons is set to 0.35 eV in the simulation to get nearly symmetric *n*-type and *p*-type characteristics. This barrier height is achievable in actual process by using barrier height modulation technology [20], [21]. The symmetric *n*-type and p-type characteristics have also been observed in ambipolar SiNWFETs by applying radially compressive strain [22]. In our simulation,  $V_{DD} = 1.2 \text{ V}$  is applied. The requirement of larger  $V_{\mathrm{DD}}$  than conventional MOSFET is due to the presence of Schottky barriers and the longer channel length.

This TIG SiNWFET is simulated with the four configurations in Fig. 4. Dual- $V_t$  characteristic of TIG SiNWFET is depicted in Fig. 7 in both linear and logarithmic scales. Solid lines indicate the low- $V_t$  configurations, and dash lines indicate the high- $V_t$  configurations. The threshold difference between the low- $V_t$  and the high- $V_t$  configurations is about 0.3 V.

In conventional dual- $V_t$  technology, the high- $V_t$  devices achieve lower leakage current but also reduce  $I_{\mathrm{on}}$  compared to low- $V_t$  devices. However, with TIG SiNWFET,  $I_{on}$  of both low- $V_t$  and high- $V_t$  configurations keep the same value since they share the same ON states shown in Fig. 3(a), (b). Thus, despite the degraded subthreshold slope (29% increase in simulation), the use of high- $V_t$  devices reduces the leakage power consumption (by 86% in simulation) without significantly degrading the speed of circuits. This is a natural advantage of the dual- $V_t$  technology based on TIG SiNWFETs. Since velocity saturation has been taken into account in the simulation, the characteristics above threshold voltage in LVT configurations are approximately linear in Fig. 7(a) [23]. With even higher/lower  $V_{CG}$  in LVT nFET/pFET configurations, the drain current saturates due to the limitation of source injection from the Schottky barrier.

The performance of simulated TIG SiNWFET with different configurations is listed in Table III. The subthreshold slopes were extracted at the lowest point following the methodology in [24]. Considering the carrier transport in LVT and HVT configurations, the control of the barrier height in the channel from CG is more efficient than the Schottky barrier thickness modulation from polarity gates [25]. Therefore, LVT configurations




Fig. 7. Transfer characteristic of a single TIG SiNWFET illustrating the dual- $V_t$  property—(a) linear scale (b) logarithmic scale.

TABLE III
PERFORMANCE OF SIMULATED 22-NM TIG SINWFET

Configuration	$I_{ m on}/I_{ m off}$	Ioff [pA]	SS [mV/dec]
LVT nFET	108	0.21	64
LVT pFET	10 <sup>7</sup>	1.5	64
HVT nFET	108	0.21	86
HVT pFET	10 <sup>9</sup>	0.025	79

demonstrate better subthreshold slope than HVT configurations. The simulation result also shows that the leakage current of *p*FET can be significantly reduced by effectively modulating the Schottky barrier thickness with HVT configuration. In contrast, HVT and LVT *n*FET configurations demonstrate the same leakage current. The reason for this is that, SBH for electrons is relatively low in our simulation and the leakage current is dominated by thermionic current. Differently from tunneling current, thermionic current mainly depends on the barrier height, not the barrier thickness. Therefore, the leakage suppression in HVT *n*FET configuration can be improved by applying higher SBH for electrons.

# IV. Physical Design of Dual-V $_t$ Circuits

In this section, a physical design approach for dual- $V_t$  circuits is proposed in order to fully exploit the flexibility of TIG SiN-WFETs. An uncommitted logic gate pattern is introduced and basic logic functions are mapped onto it. By using both low- $V_t$  and high- $V_t$  configurations, logic gates towards either high performance or low leakage applications are implemented using different connection schemes. A compact implementation of a range of logic functions is also proposed.




Fig. 8. Uncommitted logic gate pattern.




Fig. 9. (a) AOI gate and (b) XOR gate mapped onto proposed gate pattern.

## A. Uncommitted Logic Gate Pattern

Regularity is one of the key features to increase the yield of integrated circuits at advanced technology nodes [26]. If logic functions can be mapped onto an uncommitted pattern, the layout regularity will be consequently improved.

An uncommitted logic gate pattern built with four TIG SiN-WFETs is proposed in Fig. 8. There are two pull-up paths and two pull-down paths. Each path consists of only one transistor. Even though this pattern is very simple, a large range of functions can be mapped onto it with different configurations of TIG SiNWFETs. The implementation of unate and binate logic functions and D-flip-flop will be shown in the following part.

# B. Logic Implementation

With different configurations of TIG SiNWFETs, we can map both combinational and sequential elements in logic circuits onto the proposed uncommitted gate pattern.

- 1) Combinational Elements: Fig. 9(a) presents an example of an AOI gate. Its functionality is obtained by applying the configurations of 2 series pFETs/nFETs and LVT nFET. Thus, only 4 transistors are needed for this AOI gate, instead of 6 conventional MOSFETs. In Fig. 9(b), an XOR gate is mapped onto this pattern. In this XOR circuit, the DG configuration of TIG SiNWFET is applied, which is efficient to implement binate logic functions.
- 2) Sequential Elements: True-Single-Phase-Clock D-Flip-Flop (TSPC DFF) is an efficient implementation of storage element in synchronous circuits [27], [28]. Based on the configurations of TIG SiNWFET for 1-input and 2-input conditions, a TSPC DFF is mapped onto the proposed gate pattern with 8 transistors, as compared to 11 transistors in conventional CMOS circuit (Fig. 10(a)). The equivalent logic structure is given in Fig. 10(b). This rising-edge triggered DFF is composed of 4 stages: a CLK-low enabled inverter at the first stage, a dynamic inverter at the second stage, and a CLK-high enabled inverter at the third stage, followed by a static inverter.

Although a single TIG SiNWFET is larger than a conventional MOSFET, the area gap of circuits between the two technologies is reduced thanks to the lower transistor count. More-




Fig. 10. TSPC DFF (a) mapped onto the proposed gated pattern, (b) equivalent gate-level circuit.




Fig. 11. Mapping of NAND gate towards (a) high performance and (b) low leakage application.

over, in the proposed gate pattern, each pull-up and pull-down path has only one series transistor. There is no internal node capacitance which needs to be charged or discharged. The speed of circuits is consequently improved.

## C. Dual-V<sub>t</sub> Design With TIG SiNWFETs

Delay and leakage of logic gates can be tuned by applying LVT and HVT configurations of TIG SiNWFET. For example, Fig. 11 illustrates two different mapping schemes of NAND gate for *H*igh *P*erformance (HP) and *L*ow *L*eakage (LL) applications. In Fig. 11(a), the HP gate is obtained by connecting inputs to the CGs of *p*FETs. Thus, the performance for pulling the logic gate up is improved by applying the LVT configuration of the devices. In contrast, the LL gate (Fig. 11(b)) is obtained by controlling the *p*FETs from the PGDs. Leakage power is thereby reduced by forcing the devices into HVT operation. In both HP and LL gates, PGSs and CGs of *n*FETs are connected to input signals to realize the logic function.

In a circuit, the signals A and B usually have different constraints. Since the CG of nFET shows low- $V_t$  capability, while the PGS of nFET shows high- $V_t$  capability (as shown in Fig. 5(a)), we can map the signals in critical paths onto the CG and the signals belonging to non-critical paths onto PGS. This method is also applicable for the pull-up path. Thus, the delay and leakage of the NAND gates can be even better tuned with more mapping schemes. Fine-grained dual- $V_t$  design is thereby achievable with TIG SiNWFETs.




Fig. 12. Connection schemes of NAND gate towards high performance and low leakage application.

#### D. Connection Schemes for Uncommitted Gate Pattern

According to the presented mapping schemes, wiring on the uncommitted gate pattern can implement different functions with fine-grained tuning of delay and leakage of circuits. In order to maintain the layout regularity, the TIG SiNWFETs and contacts are pre-fabricated according to the uncommitted pattern proposed previously. It is worth pointing out that all the devices are identical as their properties are tuned electrically, therefore uniformizing the technology.

As observed previously, most of the TIG SiNWFET access gates have a fixed polarity. Hence, power and ground signals are spread all over the proposed logic gate pattern. In order to minimize the routing effort for power lines, the power distribution network is consequently optimized. A grid network is built with a mesh of power and ground lines. Based on this novel power distribution grid, logic gates implementing different functions towards HP and LL applications are obtained by wiring metal lines on the pre-fabricated gate pattern. For example, different connection schemes of NAND gate are demonstrated in Fig. 12, corresponding to the HP and the LL configurations shown in Fig. 11, respectively.

## E. Compact Implementation of Logic Functions

In conventional CMOS circuits, pFETs can only efficiently transmit '1' and nFETs can only efficiently transmit '0'. Due to the restriction of the full swing of output signal, the PullUp Network (PUN) with pFETs can only be connected to  $V_{DD}$  and Pull-Down Network (PDN) with nFETs can only be connected to GND. This is the conventional implementation of the static CMOS circuits (Fig. 13(a)). When transmitting a variable, CMOS transmission gate is necessary, which consists of complementary transistors. With transmission gates, pFET and nFET are both ON to avoid output signal degradation (Fig. 13(b)).

In contrast, an ambipolar device is able to switch its polarity. This property enables the design of other transmission gates corresponding to different logic functions. Fig. 14(a) shows an XOR-based transmission gate, which is very efficient for binate logic function implementations [18]. This property can be extended to the transmission of variables using a single device. Indeed, by selecting the device polarity according to the transmitted variable, it is possible to use a unique device. Since C




Fig. 13. (a) Static CMOS logic function, (b) Conventional CMOS transmission gate. Z is the high-resistivity state.




Fig. 14. (a) XOR-based transmission gate, (b) Transmission gate with single ambipolar device. Z is the high-resistivity state. (c) Compact implementation of logic functions with ambipolar devices.




Fig. 15. Compact implementation of 1-bit full adder.

determines the device polarity in Fig. 14(b), single-input and two-input configurations of TIG SiNWFET (see Fig. 4 and Fig. 5) can be applied to obtain two novel transmission gates, respectively. By using this property, we can then extend the standard PUN/PDN to transmit a variable. Therefore, the fixed  $V_{\rm DD}$  and GND in original design are extended to any complementary signals (Fig. 14(c)). More complex functions are thereby derived from original functions without any additional transistors, with a compact form intrinsically not implementable with conventional static CMOS logic or CMOS transmission gates.

To illustrate this compact implementation in detail, an example of 1-bit full adder is illustrated in Fig. 15. It is realized in a very compact form and mapped onto the proposed gate pattern.

The relationship between the original function and derived new function is shown in Fig. 14(c). It is found that the sum and carry of 1-bit full adder can be directly derived from 2-input XNOR and NAND functions. In the sum function, the two devices in either PUN or PDN have complementary polarities, and




Fig. 16. Equivalent circuit model of TIG SiNWFET.

hence transmit the third input C or  $\overline{C}$  without signal degradation. This also refers to the XOR transmission gate (Fig. 14(a)). In the carry function, the polarities of all devices are determined by the complementary signals C and  $\overline{C}$ . Each device can be considered as a transmission gate shown in Fig. 14(b). When C= '1', it is the NAND gate as shown in Fig. 11(a). When C= '0', it becomes a NOR gate. This is exactly the expected carry function.

#### V. ARCHITECTURAL BENCHMARKING

In this section, the effect of performance tuning and leakage power reduction by applying the physical design approach for dual- $V_t$  configurable circuits is discussed for logic gates and benchmark circuits.

## A. Methodology

A simple model for the proposed TIG SiNWFET is written in Verilog-A to enable circuit-level simulations. The equivalent circuit of a single TIG SiNWFET is shown in Fig. 16. The current source is described by a table model extracted from TCAD simulation. Access resistances are estimated according to the device geometry. Each capacitance is extracted from TCAD simulation as an average value under all possible bias conditions. The coupling capacitances between the gates are much smaller than the total capacitance of the device, and therefore neglected in the model. According to the capability of vertically-stacked silicon nanowire technology, we assume that there are four nanowires per stack. The stack is modeled by parallel arrangement of single TIG SiNWFET model.

A logic cell library is characterized using Cadence Encounter Library Characterizer (ELC). The library consists of combinational logic cells INV, NAND, NOR, XOR, XNOR, AOI, OAI in both HP and LL configurations. More than these basic cells, the library also consists of the sum and carry functions implemented as in Fig. 15. To simulate sequential circuits, a TSPC DFF with asynchronous set/reset is also characterized. All the cells in the library are built from the uncommitted gate pattern described in Section IV. The area estimation of these cells is done according to the 22-nm design rules [5]. The impact of proposed connection scheme is considered in cell area estimation. A wire-load model is applied to take into account the capacitance and resistance of the interconnections. The supply voltage of vertically-stacked TIG SiNWFET library is 1.2 V.

Since we are demonstrating a physical design approach to implement dual- $V_t$  circuits for standby power reduction, a counterpart library with supply voltage of 0.9 V is built with Predictive Technology Model (PTM) 20-nm Low-ST and by-Power (LSTP) FinFET model [29]. The LSTP FinFET library consists of all basic combinational cells and a TSPC DFF as in the TIG SiNWFET library. Considering that the sum and carry functions cannot be implemented with FinFET in such a compact form as with TIG SiNWFET, these

Lo	ogic Gates	HP TIGNW	LL TIGNW	LSTP FinFET		
	Delay [ps]	22.2	25.3	20.5		
INV	Leakage [pW]	4.02	0.56	6.43		
	Area [μm <sup>2</sup> ]	0.166	0.166	0.109		
	Delay [ps]	25.7	29.3	25.5		
NAND	Leakage [pW]	7.17	1.11	6.88		
	Area [µm²]	0.332	0.332	0.218		
	Delay [ps]	33.5	36.7	40.0		
XOR	Leakage [pW]	15.23	6.15	41.36		
	Area [ $\mu$ m <sup>2</sup> ]	0.664	0.664	0.654		
	Delay [ps]	26.4	28.8	30.4		
AOI	Leakage [pW]	7.19	4.60	7.06		
	Area [ $\mu$ m <sup>2</sup> ]	0.332	0.332	0.327		
	Delay [ps]	41.5	43.5	47.4		
DFF	Leakage [pW]	239.7	176.7	257.4		
	Area [µm <sup>2</sup> ]	0.996	0.996	1.036		

 $\label{table_inverse_transformance} TABLE\ IV$  Performance of Gates With TIG Sinwfet and LSTP FinFet




Fig. 17. Comparison results of logic gates with TIG SiNWFET and FinFET.

functions are not included in the FinFET library. The area of a FinFET is also estimated according to the 22-nm design rules.

With both TIG SiNWFET and LSTP FinFET libraries, combinational and sequential benchmark circuits are synthesized by *Synopsys Design Compiler*. Circuit-level performances results are extracted from the post-synthesis reports.

## B. Gate Level Characterization

Table IV lists the maximum delay under a load of four INV  $\times$  1 gates, leakage power and area of some logic gates. These gates are built with different configurations using the different  $V_t$  modes of TIG SiNWFETs. The traditional CMOS counterparts are realized with LSTP FinFETs. The average comparison results are depicted in Fig. 17.

The LL TIG SiNWFET gates demonstrate a leakage power reduction of 65% compared to LSTP FinFET gates, at a cost of a 4% increase in delay. The low-leakage property stems from the good control of the thick Schottky barriers in the device that prevents carriers from tunneling into the channel during OFF state.

The HP TIG SiNWFET gates demonstrate a slight 6% reduction in delay as compared to LSTP FinFET gates. Among HP gates, AOI and XOR gates and DFF show 15% gain in performance and comparable area than FinFET, while INV and NAND gates show larger delay and area. While INV and NAND gates have the same implementation as in CMOS and suffer from the use of larger transistors, AOI and XOR gates and DFF are implemented on the proposed uncommitted logic gate pattern in a very different way. Indeed, the gates have only one transistor in each pull-up and pull-down path that is consequently of benefit to the different metrics.




Fig. 18. Average comparison results of ISCAS'85 benchmark circuits with Dual-V  $_{t}$  TIG SiNWFET and LSTP FinFET.




Fig. 19. Average comparison results of VTR benchmark circuits with Dual- $V_{\it t}$  TIG SiNWFET and LSTP FinFET.

Noise margins were also characterized for the inverters. The HP inverter demonstrates noise margins of 0.52 V for '1' and 0.35 V for '0'. In contrast, noise margins of LL inverter are 0.60 V for '1' and 0.51 V for '0'. These results show 13% improvement compared to FinFET (0.38 V for '1' and 0.36 V for '0') when normalized to the supply voltages.

#### C. Circuit Level Results

The performance and leakage power consumption with TIG SiNWFETs and LSTP FinFETs are evaluated for both combinational and sequential circuits.

1) Combinational Circuits Results: Critical path delay, leakage power, and area of ISCAS'85 benchmark circuits are reported for HP, LL, dual- $V_t$  TIG SiNWFET and LSTP FinFET libraries in Table V. Fig. 18 shows the average comparison results.

HP library demonstrates comparable performance with 32% leakage power reduction compared to FinFET library. While LL library shows a leakage power reduction of 78%, but with a 32% increase in delay. In contrast, by applying HP gates in critical path and LL gates in non-critical path, dual- $V_t$  circuits with TIG SiNWFET keep comparable performances but reduce the leakage power consumption by 53% compared to LSTP FinFET circuits. An additional area cost of 28% is due to the larger size of three-independent-gate devices.

2) Sequential Circuits Results: To compare the performance of sequential circuits built with TIG SiNWFETs and LSTP FinFET, the Verilog-To-Routing (VTR) sequential benchmark circuits are synthesized [30]. Results are shown in Table VI and Fig. 19.

Benchmark circuits with dual- $V_t$  TIG SiNWFET gates show the same performance as with HP TIG SiNWFET gates, and also the same leakage power consumption as with LL TIG SiNWFET gates. Thus, comparable performance with 51% leakage power reduction are achieved with dual- $V_t$  TIG SiNWFET compared to LSTP FinFETs despite an additional area cost of 16%.

#### VI. CHALLENGES AND OPPORTUNITIES

In this section, we highlight the challenges and opportunities in the TIG SiNWFET technology, physical design, CAD tools, and architechture.

	HP TIG SINWFET			LL TIG SINWFET			Dual-V <sub>t</sub> TIG SiNWFET			LSTP FinFET		
Circuits	Delay [ns]	Leakage [nW]	Area [μm²]	Delay [ns]	Leakage [nW]	Area [μm²]	Delay [ns]	Leakage [nW]	Area [μm²]	Delay [ns]	Leakage [nW]	Area [μm²]
c432	0.30	1.87	100.89	0.38	0.60	102.55	0.31	1.28	95.75	0.31	2.54	81.89
c499	0.28	3.66	188.41	0.37	1.33	208.45	0.25	2.51	190.80	0.25	7.56	154.09
c880	0.24	4.04	219.42	0.29	1.19	202.67	0.24	2.34	192.76	0.24	5.36	166.63
c1355	0.29	3.34	166.87	0.38	1.12	190.53	0.26	2.47	184.02	0.25	7.29	148.40
c1908	0.33	3.75	207.20	0.45	1.11	182.49	0.36	2.67	187.13	0.36	6.36	153.14
c2670	0.22	4.94	269.68	0.29	1.68	264.43	0.22	3.48	289.45	0.23	8.05	221.74
c3540	0.42	9.32	515.74	0.55	3.25	519.76	0.43	6.65	502.85	0.45	10.95	354.35
c5315	0.31	12.02	662.60	0.41	4.49	703.15	0.30	8.57	668.80	0.31	17.07	490.89
c6288	1.08	32.92	1814.34	1.40	9.64	1672.77	1.10	22.55	1546.86	1.15	32.77	1070.82
c7552	0.27	15 94	852 10	0.37	4.60	783.70	0.28	11.04	790.70	0.27	25.56	647.23

TABLE V Delay, Leakage, and Area of ISCAS'85 Benchmark Circuits With Dual-V  $_t$  TIG SiNWFET and LSTP FinFET

TABLE VI Delay, Leakage, and Area of VTR Benchmark Circuits With Dual-V  $_t$  TIG Sinwfet and LSTP FinFet

	HP TIG SINWFET			LL TIG SINWFET			Dual-	-V <sub>t</sub> TIG Sil	NWFET	LSTP FinFET		
Circuits	Delay [ns]	Leakage [nW]	Area [μm²]	Delay [ns]	Leakage [nW]	Area [μm²]	Delay [ns]	Leakage [nW]	Area [μm²]	Delay [ns]	Leakage [nW]	Area [μm²]
diffeq1	1.90	145.77	5869.4	2.43	74.51	6011.9	1.90	107.03	6034.2	1.94	244.72	5228.6
diffeq2	2.30	113.59	5264.4	2.75	54.07	5349.8	2.30	70.77	5345.7	2.44	204.16	4654.3
or1200	2.25	315.36	8576.6	2.81	190.33	8786.1	2.25	208.78	9139.5	2.25	416.62	7343.0
bgm	1.62	2924.70	96260.5	2.06	1664.3	100521.8	1.63	1837.6	98219.7	1.63	3569.90	78945.1
blob_merge	1.37	346.35	12717.3	1.65	193.06	12667.4	1.38	195.64	13165.2	1.38	516.00	11179.0
sha	0.76	263.58	3801.2	0.98	180.99	3841.7	0.76	185.36	3807.0	0.88	301.95	3400.2
boundtop	0.49	530.80	6842.8	0.62	372.03	6721.8	0.50	379.93	6830.9	0.50	590.06	5824.8
raygentop	1.12	503.56	12118.1	1.36	320.07	12625.4	1.13	350.19	12561.1	1.13	723.81	11193.9
stereovision1	0.68	3793.20	56869.9	0.83	2544.1	58099.5	0.69	2621.3	57874.0	0.69	4796.80	54338.3
stereovision2	1.31	5666.80	98028.1	1.72	3713.5	97402.9	1.32	3793.9	100068.9	1.38	7177.90	87749.9

## A. Technology

There are many challenges in the fabrication of vertically-stacked TIG SiNWFET. In order to yield energy efficient circuits with a single type of transistor, symmetric n-type and p-type characteristics of ambipolar SiNWFETs are required [22]. Therefore, metallic source/drain with near mid-gap workfunction is preferred to achieve this symmetry. Unfortunately, such a high Schottky barrier height limits the ON-state current of device, and the circuit speed is consequently limited. To overcome this issue, larger supply voltage is required to improve the tunneling at a cost of increased power consumption. A solution consists of using semiconductors with narrower band gap for the nanowires, like germanium. Nevertheless, lower barrier height will result in larger leakage current and degraded  $I_{\rm on}/I_{\rm off}$  ratio. Alternatively, radially compressive strain is applied in the ambipolar SiNWFET technology in recent research, and ideal symmetry of n-type and p-type characteristics is observed [22].

#### B. Physical Design

In the presented technology, the intrinsic gate capacitance  $C_{\rm gate}$  and the leakage current  $I_{\rm off}$  are proportional to the number of nanowires per stack, while the interconnection capacitance

 $C_{
m wire}$  keeps constant. Delay and leakage power are estimated for a given number of stacked nanowires N as

$$Delay \approx \frac{NC_{\text{gate,1NW}} + C_{\text{wire}}}{NI_{\text{on,1NW}}V_{\text{DD}}}$$

Leakage Power  $\approx NI_{\rm off,1NW}V_{\rm DD}$ 

For a small N, a single stack of nanowires cannot drive a heavy wire load. Thus, a set of stacks have to be used to reduce the delay, which comes at a cost in area. In contrast, by increasing the number of stacked nanowires N, delay of the circuits will decrease, but limited by intrinsic gate delay, at cost of a linear increase in leakage power consumption. A trade-off number of nanowires per stack needs to be carefully investigated to optimize the delay and leakage power consumption according to circuit design constraints.

#### C. CAD Tools

State-of-the-art logic synthesis tools are efficient for unate logic functions. In contrast, TIG SiNWFET is efficient at implementing both unate and binate logic functions. Hence, it is expected to obtain even better performance of TIG SiNWFET based circuits thanks to novel logic synthesis tools exploiting a large class of functions [31].

In TIG SiNWFET technology, the delay and leakage of circuits are fine tuned according to the performance requirement.

An optimal mapping scheme yields to the fine-grained tuning at transistor level for each circuit as presented in Section IV. With the mapping result, direct routing on the prefabricated devices is desired. However, a single TIG SiNWFET has 5 terminals in a compact area. Thus, routing on these devices is challenging. To mitigate routing efforts, a regular layout technique called sea-of-tiles could be applied, which has shown the potential on routing and area utilization with DG SiNWFETs [9].

#### D. Architecture

Polarity control of SiNWFET creates a new way to implement logic functions. Besides the demonstrated functions in this work, circuits with ambipolar SiNWFETs are able to implement more novel functions, such as the power-gated differential logic [32].

In the presented physical design, dual- $V_t$  circuits are achievable by wiring metal lines on prefabricated uncommitted patterns. With the same approach as building structured ASICs, only metal/via layers are customized to realize these designs. Therefore, the fine-grained dual- $V_t$  design is achievable in structured ASICs with TIG SiNWFET technology.

In addition, desired logic functions can be obtained by assigning inputs to proper terminals on the proposed uncommitted pattern. Thus, with programable connection between inputs and terminals, we can also envisage using the presented pattern to efficiently build novel FPGAs logic blocks.

#### VII. CONCLUSIONS

In this work, an efficient approach to implement dual- $V_t$  configurable circuits with a novel three-independent-gate silicon nanowire FETs is presented. This device can be electrically configured in terms of polarity and threshold voltage. Logic gates using these devices can thus be realized to either fit high performance or low leakage applications, simply by wiring of an uncommitted gate structure. A range of logic functions are realized in a very compact form by utilizing the polarity and threshold controllability of TIG SiNWFETs. Benchmarking results show that, before place and route, comparable performance can be achieved with a 51% reduction of leakage power consumption for circuits based on TIG SiNWFET compared to low-standby-power FinFET technology, at a limited 16% increase in area.

## REFERENCES

- [1] International Technology Roadmap for Semiconductors [Online]. Available: http://www.itrs.net
- [2] M. Keating, D. Flynn, R. Aitken, A. Gibbons, and K. Shi, Low Power Methodology Manual. New York, NY, USA: Springer, 2007.
- [3] T. Matsukawa, K. Endo, Y. Liu, S. O'Uchi, and M. Masahara et al., "Dual metal gate FinFET integration by Ta/Mo diffusion technology for Vt reduction and multi-Vt CMOS application," in *Proc. ESS-DERC'08*, 2008, pp. 282–285.
- [4] S. Garg and D. Marculescu, "System-level leakage variability mitigation for MPSoC platforms using body-bias islands," *IEEE Trans. VLSI Syst.*, vol. 20, no. 12, pp. 2289–2301, Dec. 2012.
- [5] C.-H. Jan, U. Bhattacharya, R. Brain, S.-J. Choi, and G. Curello et al., "A 22 nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications," in *Proc. IEDM'12*, 2012, pp. 3.1.1–3.1.4.
- [6] C. Auth, C. Allen, A. Blattner, D. Bergstrom, and M. Brazier et al., "A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors," in *Proc. VLSI'12*, 2012, pp. 131–132.

- [7] W. Lu, P. Xie, and C. M. Lieber, "Nanowire transistor performance limits and applications," *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 2859–2876, 2008.
- [8] M. De Marchi, D. Sacchetto, S. Frache, J. Zhang, P.-E. Gaillardon, Y. Leblebici, and G. De Micheli, "Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs," in *Proc. IEDM'12*, 2012, pp. 8.4.1–8.4.4.
- [9] S. Bobba, M. De Marchi, Y. Leblebici, and G. De Micheli, "Physical synthesis onto a sea-of-tiles with double-gate silicon nanowire transistors," in *Proc. DAC'12*, 2012, pp. 42–47.
- [10] A. Heinzig, S. Slesazeck, F. Kreupl, T. Mikolajick, and W. M. Weber, "Reconfigurable silicon nanowire transistors," *Nano Lett.*, vol. 12, no. 1, pp. 119–124, 2012.
- [11] J. Zhang, P.-E. Gaillardon, and G. De Micheli, "Dual-threshold-voltage configurable circuits with three-independent-gate silicon nanowire FETs," in *Proc. ISCAS'13*, 2013, pp. 2111–2114.
- [12] C.-H. Jan, M. Agostinelli, M. Buehler, Z.-P. Chen, and S.-J. Choi et al., "A 32 nm SoC platform technology with 2nd generation high-k/metal gate transistors optimized for ultra low power, high performance, high density product applications," in *Proc. IEDM'09*, 2009, pp. 28.1.1–28.1.4.
- [13] O. Weber, F. Andrieu, J. Mazurier, M. Casse, and X. Garros et al., "Work-function engineering in gate first technology for multi-VT dual-gate FDSOI CMOS on UTBOX," in *Proc. IEDM'10*, 2010, pp. 3.4.1–3.4.4.
- [14] J. W. Tschanz, J. T. Kao, S. G. Narendra, R. Nair, D. A. Antoniadis, A. P. Chandrakasan, and V. De, "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage," *IEEE J. Solid-State Circuits*, vol. 37, no. 11, pp. 1396–1402, 2002.
- [15] J. Le Coz, P. Flatresse, S. Engels, A. Valentian, M. Belleville, C. Raynaud, D. Croain, and P. Urard, "Comparison of 65 nm LP bulk and LP PD-SOI with adaptive power gate body bias for an LDPC codec," in *Proc. ISSCC'11*, 2011, pp. 336–337.
- [16] L. Hutin, M. Vinet, T. Poiroux, C. Le Royer, and B. Previtali et al., "Dual metallic source and drain integration on planar single and double gate SOI CMOS down to 20 nm: Performance and scalability assessment," in Proc. IEDM'09, 2009, pp. 3.1.1–3.1.4.
- [17] S.-M. Koo, Q. Li, M. D. Edelstein, C. A. Richter, and E. M. Vogel, "Enhanced channel modulation in dual-gated silicon nanowire transistors," *Nano Lett.*, vol. 5, no. 12, pp. 2519–2523, 2005.
- [18] M. Ben-Jamaa, K. Mohanram, and G. De Micheli, "An efficient gate library for ambipolar CNTFET logic," *IEEE Trans. Comput.-Aided Des.*, vol. 30, no. 2, pp. 242–255, 2011.
- [19] Synoposys, Inc., Sentaurus Device User Guide Version C-2009.06, June 2009.
- [20] Z. Zhang, Z. Qiu, R. Liu, M. Ostling, and S.-L. Zhang, "Schottky-barrier height tuning by means of ion implantation into preformed silicide films followed by drive-in anneal," *IEEE Electron Device Lett.*, vol. 28, no. 7, pp. 565–568, 2007.
- [21] W.-Y. Loh, P. Y. Hung, B. E. Coss, P. Kalra, and I. Ok et al., "Selective phase modulation of NiSi using N-ion implantation for high performance dopant-segregated source/drain n-channel MOSFETs," in *Proc. VLSI'09*, 2009, pp. 100–101.
- [22] A. Heinzig, T. Mikolajick, J. Trommer, D. Grimm, and W. M. Weber, "Dually active silicon nanowire transistors and circuits with equal electron and hole transport," *Nano Lett.*, vol. 13, pp. 4176–4181, 2013.
- [23] T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," *IEEE J. Solid-State Circuits*, vol. 25, no. 2, pp. 584–594, Feb. 1990.
- [24] S. M. Sze and K. K. Ng, Physics of Semiconductor Devices, 3rd ed. New York, NY, USA: Wiley, 2006.
- [25] J. Appenzeller, M. Radosavljevic, J. Knoch, and P. Avouris, "Tunneling versus thermionic emission in one-dimensional semiconductors," *Phys. Rev. Lett.*, vol. 92, p. 048301, 2004.
- [26] T. Jhaveri, D. Motiani, K. Y. Tong, D. Pandini, and T. Hersan et al., "Maximization of layout printability/manufacturability by extreme layout regularity," J. Micro/Nanolith. MEMS MOEMS., vol. 6, no. 3, p. 031011, 2007.
- [27] J. Yuan, I. Karlsson, and C. Svensson, "A true single-phase-clock dynamic CMOS circuit technique," *IEEE J. Solid-State Circuits*, vol. 22, no. 5, pp. 899–901, 1987.
- [28] M. V. Krishna, A. V. Do, K. S. Yeo, C. C. Boon, and W. M. Lim, "Design and analysis of ultra low power true single phase clock CMOS 2/3 prescaler," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 1, pp. 72–82, Jan. 2010.

- [29] Predictive Technology Model [Online]. Available: http://ptm.asu.edu
- [30] J. Rose, J. Luu, C.-W. Yu, O. Densmore, J. Goeders, A. Somerville, K. B. Kent, P. Jamieson, and J. Anderson, "The VTR project: Architecture and CAD for FPGAs from Verilog to routing," in *Proc. FPGA'12*, 2012. pp. 77–86.
- [31] L. Amaru, P.-E. Gaillardon, and G. De Micheli, "Biconditional BDD: A novel canonical BDD for logic synthesis targeting XOR-rich circuits," in *Proc. DATE*, 2013, pp. 1014–1017.
- [32] L. Amaru, P.-E. Gaillardon, J. Zhang, and G. De Micheli, "Power-gated differential logic style based on double-gate controllable polarity transistors," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 60, no. 10, pp. 672–676, 2013.



Jian Zhang received the B.S. degree in microelectronics and the M.S. degree in microelectronics and solid-state electronics from Peking University, Beijing, China, in 2008 and 2011, respectively. He is currently working towards the Ph.D. degree at the Integrated Systems Laboratory (LSI), EPFL, Switzerland.

His research interests include the microfabrication, modeling and simulation, and circuit implementation of emerging devices.



**Xifan Tang** was born in Shanghai, China in 1989. He received the B.Sc degree in micro-electronics from Fudan University, Shanghai, China, in 2011. He received the M.Sc in electrical engineering at EPFL, Switzerland, in 2013 and now is pursuing PhD degree there.

His research interests concern computer-aided design for VLSI.



**Pierre-Emmanuel Gaillardon** (S'10–M'11) received the Electrical Engineer degree from CPE Lyon, France, in 2008, the M.Sc. degree from INSA Lyon, France, in 2008, and the Ph.D. degree in Electrical Engineering from University of Lyon, France, in 2011.

He works for EPFL, Lausanne, Switzerland, as a Research Associate at the Laboratory of Integrated Systems (LSI). Previously, he was research assistant at CEA-LETI, Grenoble, France. Involved in the Nanosys project, his research activities and interests are currently focused on emerging nanoscale devices and their use in digital circuits and architectures.

Dr. Gaillardon is a recipient of the C-Innov 2011 best thesis award and the Nanoarch 2012 best paper award. He has been serving as TPC member for Nanoarch 2012, 2013 conferences and is reviewer for several journals (AIP APL, IEEE TNANO, IEEE TVLSI, ACM JETC), conferences (ICECS 2012, ISCAS 2013) and funding agencies (ANR, Chairs of Excellence program of Nanosciences Foundation).



**Giovanni De Micheli** (F'94) received the Nuclear Eng. degree from Politecnico di Milano, Milan, Italy, in 1979, and the M.S. and Ph.D. degrees in electrical engineering and computer science from the University of California at Berkeley, CA, USA, in 1980 and 1983, respectively.

He is a Professor and the Director of the Institute of Electrical Engineering and of the Integrated Systems Centre at EPF Lausanne, Lausanne, Switzerland. He is a Program Leader of the Nano-Tera.ch program. His research interests include several aspects of

design technologies for integrated circuits and systems, such as synthesis for emerging technologies, networks on chips and 3-D integration. He is also interested in heterogeneous platform design including electrical components and biosensors, as well as in data processing of biomedical information. He is author of Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994, co-author and/or co-editor of eight other books and of more than 500 technical articles. His citation h-index is 82 according to Google Scholar.

Dr. De Micheli is a Fellow of ACM and a member of the Academia Europaea. He is member of the Scientific Advisory Board of IMEC and STMicroelectronics. He is the recipient of the 2012 IEEE/CAS Mac Van Valkenburg award for contributions to theory, practice, and experimentation in design methods and tools and of the 2003 IEEE Emanuel Piore Award for contributions to computer-aided synthesis of digital systems. He received also the Golden Jubilee Medal for outstanding contributions to the IEEE Circuits and Systems Society in 2000, the D. Pederson Award for the best paper on the IEEE Transactions on Computer-Aided Design (CAD)/Integrated CIRCUITS AND SYSTEMS (ICAS), in 1987, and several Best Paper Awards, including Design Automation Conference (DAC) in 1983 and 1993, Design, Automation, and Test in Europe (DATE) in 2005, and Nanoscale Architectures in 2010 and 2012. He has been serving IEEE in several capacities, namely: Division 1 Director during 2008-2009, the Co-Founder and President Elect of the IEEE Council on Electronic Design Automation during 2005-2007, the President of the IEEE CAS Society in 2003, an Editor in Chief of the IEEE TRANSACTIONS ON CAD/ICAS during 1987-2001. He has been the Chair of several conferences, including DATE in 2010, Public Health Conferences in 2006, IEEE International Conference on Very Large Scale Integration in 2006, DAC in 2000, and IEEE International Conference on Computer Design in 1989