

# Modeling Techniques and Verification Methodologies for Substrate Coupling Effects in Mixed-Signal System-on-Chip Designs

Adil Koukab, Kaustav Banerjee, *Senior Member, IEEE*, and Michel Declercq, *Fellow, IEEE*

**Abstract**—The substrate noise coupling problems in today's complex mixed-signal system-on-chip (MS-SOC) brings a new set of challenges for designers. In this paper, we propose a global methodology that includes an early verification in the design flow as well as a postlayout iterative optimization to deal with substrate noise, and helps designers to achieve a first silicon-success of their chips. An improved semi-analytical modeling technique exploiting the basic behaviors of this noise is developed. This method significantly accelerates the substrate modeling, avoids the dense matrix storage, and, hence, enables the implementation of an iterative noise-immunity optimization loop working at full-chip level. The integration of the methodology in a typical mixed-signal design flow is illustrated and its successful application to achieve a single-chip integration of a transceiver is demonstrated.

**Index Terms**—Mixed-signal ICs, RF designs, substrate noise, system-on-chip, transceiver design, verification.

## I. INTRODUCTION

TODAY'S mixed-signal system-on-chip (MS-SOC) can include, on a single chip, such heterogeneous designs as embedded DRAM, digital, analog, RF front-ends, complex mixed-signal, microprocessor, DSP, etc. This situation leads to two seemingly contradictory requirements on design methodology: on one hand, higher levels of abstraction is needed to cope with the added complexity in design, while at the same time, the shrinking process technologies and the single-chip integration requires inclusion of lower level details. The unprecedented impact of lower level physical effects such as interconnect parasitics, cross talk, as well as substrate bounce, IR drops, and inductance effects represent enormous challenges for electronics design automation (EDA) tool developers [1]. Currently, designers are often forced to drift away from the transistor-level physical phenomena to higher levels in the design hierarchy, to be able to manage the increasing complexity of their designs. In this context, the potential of computer simulation in aiding the design decisions is becoming evident.

Manuscript received February 4, 2003; revised September 18, 2003. This work was supported in part by the Swiss Federal Office for Education and Science under Grant 01.0490 within the framework of the European IST project MuMor under Contract IST-2001-3461.

A. Koukab and M. Declercq are with the Electronics Laboratory, Swiss Federal Institute of Technology, Lausanne CH-1015, Switzerland (e-mail: adil.koukab@epfl.ch; michel.declercq@epfl.ch).

K. Banerjee is with the Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA 93106 USA (e-mail: kaustav@ece.ucsb.edu).

Digital Object Identifier 10.1109/TCAD.2004.828117

For instance, the relentless drive toward a single chip integration of digital and analog circuits has opened the door to a host of challenging noise coupling effects which should be controlled [2]. The switching activity of digital subcircuits injects spurious signals into the substrate through the reverse-junction capacitances or by impact ionization (hot carriers). Moreover, the transient current consumed, generates fluctuations in the internal supply voltage ( $\Delta V = L di/dt$ ). These transient voltages couple through metal lines and through the substrate to the sensitive parts of the chip corrupting their functionality by body effect or capacitive coupling. The problem becomes more acute if RF sections are added to the chip. In fact, many side effects that corrupt the RF signal such as: local oscillator (LO) leakage, self mixing, dc offset, and oscillator pulling and pushing, are partially due to the substrate coupling and supply noise. Moreover, side-band spurs, jitter and phase noise [3]–[6], which leads to dramatic change in the frequency spectrum and timing properties are also enhanced by the switching noise that gets coupled to the voltage-controlled oscillator (VCO) through the substrate from the high speed divider/counter circuit of phase-locked loop (PLL) or from digital subcircuits. Currently, only RF front-ends with frequency synthesizers are sometimes integrated for such demanding applications as wireless phones. Efforts are underway, however, to integrate the entire transceiver for relatively undemanding applications such as RF identification systems and wireless local-area networks.

The principal strategies to limit substrate noise coupling are [5], [6]: using multiple pins/wires assignment for on-chip power supply/ground, in order to reduce the value of the corresponding parasitic inductance; splitting supply lines and terminals of noisy and sensitive blocks; installing guard ring with dedicated on-chip ground; increasing the distances between noisy and sensitive circuits; using on-chip decoupling capacitance; using special package like ball-grid array package or flipchip; adopting differential topology for analog design; using silicon-on-insulator or triple-well technology etc. However, without the ability to analyze the true effects of substrate noise, many of these techniques are often over deployed, resulting in longer design cycles and increased manufacturing costs. Thus it is highly desirable to select the correct noise avoidance strategy to save valuable silicon area and avoid the use of costly process or packaging solutions. Many authors [8]–[15] have proposed useful techniques to the EDA tool developers, to improve the substrate modeling methods. The most precise solution for substrate modeling certainly comes from the use of solver based on finite-difference method (FDM)

or boundary-element method (BEM). However, despite the improvements realized in this domain, the computational effort involved in computing by field solvers is still considerable to enable full-chip MS-SOC analysis. In addition, even if the size of the circuits enables the substrate extraction, the storage and the manipulation of the enormous resulting  $N \times N$  matrix of coupling resistances, is impractical [16]. In fact, in practical MS-SOCs, the number of coupling resistances can reach several millions. Some approaches were proposed to deal with the complexity encountered when simulating large and dense coupling networks [15]–[17]. Recently [17], an approach inspired by wavelets to sparsify the dense conductance matrix, was proposed. However, even though the multilevel representation presented offers greater flexibility, the method is less mature and has difficulty in handling problems with multiple geometric scales [16]. Other approaches, which are worthy of further investigation, are presented in [16]. The BEM has been successfully adapted to the substrate modeling problem [9], [10]. This method reduces the complexity of the problem, as it requires only a 2-D discretization, matching the layout of the circuit, and uses the fast Fourier transform algorithm to compute the impedance matrix. Storage and inversion of the resulting impedance matrix, however, make the required computational effort often prohibitive, even for relatively small circuits. As a result, noise coupling analysis at full-chip level can quickly become intractable. All these prior studies try to resolve the problem from a numerical point of view and without taking into account neither the physical phenomena that govern the noise coupling nor the characteristics of the analyzed circuits. The substrate coupling depends strongly on the kind of the circuit, the technology used, the layout, the substrate doping profiles, and package parasitics. A successful extraction/sparsification method is thus only possible by taking all these aspects into consideration. On the other hand, without a design-oriented methodology that efficiently uses these tools in the design flow, the substrate coupling problems will continue to lead to prolonged design cycles, and missed market opportunities. We have recently proposed a methodology based on this analysis, for a successful single-chip integration of RF transceivers [8], [18].

In this paper, we propose a global methodology as well as a suite of tools to deal with substrate noise problems and enables designers to achieve an optimal integration and first silicon-success of their chips. The first ultimate objective is to verify early in design flow if the noise coupling will corrupt the functions of the system. This verification process enables us to make necessary design changes before physical implementation of the system, resulting in a significant reduction of the delay and the cost of the operation. However, the verifications at these stages are highly domain/circuit specific and can not be easily generalized or automated. Nevertheless, a general strategy to guide designers in the early analysis can be formulated. On the other hand, the substrate coupling is essentially a global problem that depends on the full-chip layout, the technology used, and the package parasitics. Therefore, a strategy considering all these aspects in an iterative noise-immunity optimization loop, at full-chip level, is proposed. A successful application of this iterative strategy is only possible if




Fig. 1. Flow diagram of SubCirI methodology.

a high-speed substrate modeling extractor is available. A new approach, which combines a thorough physical comprehension of the noise coupling fundamentals and an improved version of the BEM, to build such high-speed extractor, will be illustrated. We have chosen to improve BEM, because it is a semi-analytical method and thus lends itself to an adaptation to the physics of specific problems much more readily than do pure numerical methods such as the FDM. The low computational efforts required as well as speed and accuracy reached by the proposed method, make it one of the most promising alternatives, able to verify complex MS-SOCs even with multimillion transistors. To enable a comparison with FDM and classical BEM, a relatively simple test chips with 1700 to 5000 transistors will be used in our study.

This paper is organized as follows. In Section II, a methodology for noise verifications early in the design stage is described. Section III outlines a hierarchical strategy for post-layout substrate modeling and the improvements introduced in the BEM. In Section IV, an iterative verification/optimization procedure is presented. An application of our methodologies and tools to achieve a single-chip integration of a transceiver dedicated to ISM applications is illustrated in Section V.

## II. EARLY VERIFICATIONS IN THE DESIGN FLOW

The cost of design corrections grows exponentially as we go deeper in the design flow, and waiting until the full-system implementation to verify noise-coupling problems generates an unsupportable additive delay and cost. To deal with this problem, we have developed the methodology entitled **SubCirI** and illustrated in Fig. 1. The high-level role of this methodology is to verify the analogue components and/or RF front-end early in the design flow, and to make sure that they will continue to meet the desired specifications even in their future noisy environment. This methodology will enable us to make decisions during the circuit-level design, and to focus on the analog and RF parts which do not meet the desired specifications in the presence of the digital switching noise. The possibility of redesigning sensitive sections to be more robust as well as redesigning perturbing sections to generate less noise is then

considered. Eventually, the noise attenuation required to save the basic functionality of the system will be estimated. This information is very helpful to estimate the failure risk as a function of the technology and the package expected to be used. The blocks which meet specification with larger margin than required can also be relaxed, saving cost and power [19].

As shown in Fig. 1, the successful construction of such methodology is only possible through a well-considered approach of three different aspects: 1) the model of substrate and supply noise produced by perturbing circuits; 2) the sensitivity to noise for analog and RF blocks; and 3) the estimation of the noise-transfer functions from noisy blocks to sensitive parts. In our study, a worst case where the substrate is modeled as a single node, causing no attenuation of the noise between different placements of the chip, is used in a first stage. Therefore, we can verify if the analog and RF circuits meet the figures of merit defined by the designers, even in presence of substrate noise and eventually determine which attenuation is necessary for this.

#### A. Spectral Estimation of Switching Noise

Several kinds of circuits can generate supply/substrate noise. In general, digital circuits are the noisiest parts of the chip. However, some analog cells, especially those with voltage/current transients or large signals such as power amplifiers, can be noise generators as well. For large circuits, the simulation at transistor-level makes the exact switching noise evaluation very demanding in terms of memory and extraction time and even infeasible in several cases. To deal with this complexity, useful techniques have been proposed in the literature [20], [21]. The methodology of [21], for instance, uses a macromodel library of digital cells that includes package parasitics, in combination with VHDL switching events simulation, to generate the transient noise of digital circuits. Because of the high-level nature of the method, it seems to be the more compatible approach for our SubCirI methodology. In the case of small and medium size perturbing circuits, SPICE-like simulator is sufficient to simulate the power spectral density of their noise, as will be seen in Section V.

#### B. Noise Effects on Analogue Circuits

The principal impact of the noise on analog circuits is to limit the minimum signal that can be processed with acceptable quality and, therefore, to limit their sensitivity. The key metric, characterizing the circuit performances in a noisy environment, is the signal-to-noise ratio (SNR). However, the variety and complexity of analog cells makes a unified physical explanation of how the noise affects their performances almost impossible. Our requirement of evaluating whether the analog/RF functionalities are corrupted is only possible with an accurate transistor-level analysis of each potentially sensitive circuit separately. The analog circuits of mixed-signal systems are often designed with a differential topology. Therefore, the supply and substrate noise appears as common-mode (CM) perturbations and should be rejected by the balanced operation. In reality, however, neither are the circuits fully symmetric nor does their current sources exhibit an infinite output impedance. For instance, nominally identical devices suffer from a finite mis-




Fig. 2. Substrate modeling flow.

match due to uncertainties in each step of the manufacturing process. As a result, the analogue operations, even differential, can be seriously affected by the CM supply and substrate signals. The key metric that characterizes the CM to differential conversion is the CM rejection ratio (CMRR). The CMRR is defined as the undesirable differential component produced by CM variations, normalized to the wanted differential output. Therefore, the CMRR is a very good optimization parameter for SubCirI, enabling to evaluate the failure risk of analog operations in a noisy environment. On the other hand, many studies of noise impact on specific blocks such as Mixers, VCO, LNA have been published [4], [26], [27]. These works provide a very useful background for a successful application of our methodology.

### III. POSTLAYOUT SUBSTRATE MODELING

In this section, we will show how a good physical analysis of the noise coupling in MS-IC will enable us to build an efficient hierarchical postlayout modeling strategy. The substrate coupling verification flow will be broken into a set of independent modeling stages as shown in Fig. 2.

The crucial result we demonstrate here, is that the accuracy parameters governing the global substrate coupling, that is the interblock coupling, are different from those governing the local transistor level coupling (i.e., intrablock coupling). As a result, we can accurately analyze the interblock substrate coupling with a coarse local intrablock coupling representation. At the same time we can accurately analyze the transistor level substrate coupling with a coarse global interblock substrate coupling representation. The BEM will be adapted to our substrate modeling strategy and improvements will be introduced to accelerate the parasitic extraction and avoid the dense matrix storage.

#### A. BEM Approach

We will briefly describe the application of the BEM to the substrate noise problem. The more common formulation applied to the solution of Laplace's equation is using the Green's function. The Green's function in a medium with prescribed boundary conditions is defined as the potential at any point in the medium due to a unit current injected somewhere in the medium. For the substrate problem, the boundary conditions are Dirichlet boundary for voltage ( $\Phi = 0$ ) at the backplane and Neumann boundaries ( $\partial\Phi/\partial n = 0$ ) at the remaining faces. The substrate without a grounded backside can be simulated after inserting an artificial layer with high resistivity between the actual substrate and the backplane. Based on this formulation, we will consider a system of  $P$  planar contacts on the top of a substrate. The substrate is composed of  $L$  homogeneous layers,

and each layer is characterized by its conductivity. Each contact is then subdivided into a set of panels so that we can consider the current as constant at each panel. This results in a system with  $N$  panels. For such a system, the relation between the  $N$  total panels potentials ( $\Phi_P \in \mathbb{R}^N$ ) and  $N$  total currents through each panel ( $I_P \in \mathbb{R}^N$ ) is given by  $\Phi_P = Z_P \cdot I_P$ . Where  $Z_P$  ( $\in \mathbb{R}^{N \times N}$ ) is the impedance matrix. Obtaining each entry in this impedance matrix requires computing an integral involving the Green's function over the appropriate contact surfaces.

The impedance matrix elements  $z_{ij}$  and the substrate Green's function  $G$  has been previously computed in analytical form [9] and shown to be

$$z_{ij} = \frac{\overline{\phi_i}}{I_j} = \frac{1}{s_i s_j} \int_{s_i} \int_{s_j} G(x, y, x', y') ds_j ds_i$$

and

$$G(x, y, x', y') = \sum_{n=0}^{\infty} \sum_{m=0}^{\infty} \left\{ f_{mn} \cos\left(\frac{m\pi x}{a}\right) \cos\left(\frac{m\pi x'}{a}\right) \right. \\ \left. \cos\left(\frac{n\pi y}{b}\right) \cos\left(\frac{n\pi y'}{b}\right) \right\} \quad (1)$$

where  $a$  and  $b$  are the substrate lateral dimensions,  $s_i$  and  $s_j$  the surfaces of the panels  $i$  and  $j$ , and  $f_{mn}$  is a function representing the effects of the conductivity and the thickness of the substrate layers, and computed using a recursion formulas as shown in [19]. According to the boundary conditions of the substrate and the positions of the panels on the substrate,  $z_{ij}$  can be expressed as a function of 64 2-D discrete cosine transform (DCT) coefficients ( $K(p, q)$ ), with

$$K(p, q) = \sum_{m=0}^{P-1} \sum_{n=0}^{Q-1} k_{mn} \cos\left(m\pi \frac{p}{P}\right) \cos\left(n\pi \frac{q}{Q}\right) \quad (2)$$

$k_{mn}$  is a function of  $f_{mn}$ , and the 64( $p, q$ ) terms are determined from the ratio of contacts coordinates and substrate dimensions. For more details, see [9] and [10]. A high-speed computation of those coefficients can be made using the fast Fourier transform. Once the impedance matrix  $Z_P$  is computed, one needs to invert it, to generate the admittance matrix  $Y_P$ . The time and memory hungriest step in BEM is the storage and inversion of the impedance matrix. In general, the matrix  $Z_P$  is very dense and its inversion involves such a considerable effort that it is difficult to handle problems with a large number of contacts [16].

## B. Interblock Coupling

1) *Fundamentals*: Several investigations of the substrate noise coupling process were performed in order to capture their fundamental characteristics. As most CMOS logic elements can be reduced or decomposed into CMOS inverters, the designed substrate noise evaluation chips (Fig. 3) include  $N$  inverters with  $N$  varying from 12 to 1200.

For lightly doped substrate (the standard technology in RF ICs), it is obvious that the metal connecting the ground/ $V_{CC}$  substrate contacts provides the lower impedance path to spurious signals. In addition, the power supply noise is generally several orders of magnitude higher than spurious currents injected through the Sources/Drains into the substrate [6], [7]. As a consequence, our analysis will target the parasitic coupling between  $V_{CC}$ /ground contacts of the various blocks. On the other hand,




Fig. 3. Schematic and layout of substrate-coupling evaluation chip.

the FET and bipolar transistors have a capacitance to the substrate in the range of few fF and  $Z(1 \text{ fF}) \sim 1 \text{ M}\Omega$  (at 0.15 GHz), which can be considered as infinite compared to typical substrate resistances. Consequently, we can predict that their presence around on-chip ground/ $V_{CC}$  contacts have no effects on the isolation between the ground/ $V_{CC}$  contacts. However, at the same time, the impedance of the transistors to substrate decreases at high frequency and for large circuits. Therefore, the first questions that emerge are: according to these considerations can we consider only ground/ $V_{CC}$  contacts of the chip while formulating the substrate model, and what the limit of that model is in terms of frequency and number of transistors? To answer these questions, simulations are performed on several chips with 12 inverters for the smaller and 1200 inverters for the larger. A typical tested chip schematic and layout are illustrated in Fig. 3. During this study, we will extract an accurate 3-D model for the substrate of each chip, using the FDM-based extractor SubstrateStorm [13] with very fine meshes, we will add the netlist of the circuits (i.e., inverters) and a typical package model (wires inductances = 5 nH), and afterward we perform the simulation of the transfer function  $V_{out}/V_{in1}$ . As shown in Fig. 3 the transfer function  $V_{out}/V_{in1}$  represents the isolation between the noisy inverters on-chip ground contacts and the sensitive on-chip ground contacts. Two models will be compared. The first model is the *Full-SubModel*, where the substrate model of the full layout considering PMOS, NMOS, Wells,  $V_{CC}$ , and ground contacts was extracted, the typical resulting network for one inverter is illustrated in Fig. 4(a). The second model is the *Simplified-Sub Model*, where the capacitors (i.e., nMOS




Fig. 4. Typical extracted network for one inverter: (A) with full SubModel; and (B) with simplified SubModel.




Fig. 5. On-chip ground-to-ground isolation ( $H = V_{out}/V_{in1}$ ) for 12 and 1200 inverters as a function of frequency using simplified and full substrate models.

to substrate capacitance and nwell to substrate capacitance) are considered as open circuits and so only ground contacts of the layout were considered for substrate modeling. The typical resulting network with the *Simplified-Sub Model* for one inverter is illustrated in Fig. 4(b).

As shown in Fig. 5, the simplified and full substrate models show an excellent agreement for all frequencies and numbers of inverters considered. The reason is as follows: the coupling path from  $V_{in1}$  to  $V_{out}$  can be decomposed into  $N$  parallel paths, and each path decomposed into two principal coupling paths [Fig. 4(b)] an indirect path through the NMOS ( $R_t + 1/j\omega C_t$ ) in parallel with a direct path through the substrate ( $R_s$ ). The term  $\ddagger 1/j\omega C_t + R_t \ddagger$  is much larger than  $R_s$  for two reasons: the low value of  $C_t$  ( $\sim$  fF) and high value of  $R_t$  (indirect path). In addition, even if the equivalent impedance of the  $N$  indirect path ( $R_t + 1/j\omega C_t$ ) decreases for large circuits (i.e., large

$N$ ) the equivalent impedance of the  $N$  direct path ( $R_s$ ) also decreases proportionally, and thus, remain the dominant coupling paths. Note that the package substrate system ( $V_{out} \approx jL\omega/(R_s + jL\omega)$ ) becomes a high-pass filter, with a corner frequency of  $R/L$ .

For a final validation of the simplified model and a more realistic accuracy comparison, measurements on a real design (Fig. 6) that is representative of mixed signal design style and complexity are achieved. The tested circuit (Fig. 6) is a transceiver dedicated to ISM applications (see Section V for more details). In this circuit the power amplifier (block I) is the strongest noisy blocks and we would like to evaluate the isolation between their on-chip ground contacts and those dedicated to the other subcircuits of the chip (block II). The on-chip contacts of the chip are, however, physically inaccessible due the package, and the on-chip ac ground to ground transfer function considering the substrate, the package and the devices of the chip, such as those extracted by simulation and shown in Fig. 5, are impossible to achieve experimentally. To overcome this limitation, we have achieved dc measurements of the resistance equivalent to the distributed network linking the substrate ground contacts of the PA to the substrate ground contacts the other blocks. In fact, the package parasitics has only a negligible effect on dc measurements and hence the on-chip ground to ground substrate model can be measured from the outside that is through the package corresponding nodes. Afterwards, we have added to the measured substrate model the package model and the schematics of the circuits and we have used a SPICE-like simulator to achieve the ac simulation of the ground to ground isolation. The results are illustrated by curve (1) in Fig. 6. For comparison the same simulation is achieved, but instead of the measured network, an extracted network using FDM and considering only ground contacts of the layout [i.e., Simplified SubModel of Fig. 4(b)] is used. The results are illustrated by curve (2) in Fig. 6 and as expected the simplified substrate models shows a good agreement with the measured one for all the considered frequencies.

The second question now is, according to the fact that  $V_{CC}$  contacts are isolated using n-well in CMOS technology, can we neglect  $V_{CC}$ -to- $V_{CC}$  and  $V_{CC}$ -to-ground coupling and consider only ground contacts of the layout when we perform the substrate model? To answer this question, simulations of the noisy- $V_{CC}$  to sensitive-ground isolation [ $V_{out}/V_{in2}$  Fig. 4(a)] were performed for the chips with 12 to 1200 inverters of Fig. 3 and compared with  $V_{out}/V_{in1}$ . The results are shown in Fig. 7. The values of ground-to-ground isolation ( $V_{out}/V_{in1}$ ) are very low compared to  $V_{CC}$ -to-ground isolation ( $V_{out}/V_{in2}$ ) values in low-frequency range and within the same order of magnitude in the high-frequency range. Therefore, the low-frequency components of the power supply noise at  $V_{CC}$  are effectively filtered by well-junction capacitances and the high-frequency components is only attenuated. Hence, neglecting the  $V_{CC}$  and wells in the substrate model can lead to an underestimation of the high-frequency noise effects.

In conclusion, by considering only a layout with  $V_{CC}$ , ground contacts and wells for substrate model we can analyze and compare the isolation between various blocks of the circuits without any significant loss of accuracy and with a considerable gain in





Fig. 6. Transceiver chip and the simulated ground-to-ground isolation between the PA (block I) and the other subcircuits of the chip (block II): (1) using the measured substrate model and (2) using the substrate model extracted by FDM.




Fig. 7. On-chip  $V_{cc}$ -to-ground isolation ( $V_{out}/V_{in2}$ ) and ground-to-ground isolation ( $V_{out}/V_{in1}$ ).

terms of execution time and memory used. Note that all these simulations were repeated for various positions of the inverters and sensitive contacts on the chip, and exactly the same conclusions were made.

2) *Numerical Analysis: FastBEM*: As demonstrated in the previous section, a layout with wells,  $V_{cc}$ , and ground contacts, is sufficient to have an accurate representation of the interblock substrate coupling. Despite these simplifications of the layout, the resulting network remains too dense to enable the targeted full-chip analysis. Therefore, further modification in numerical methods has been made in order to reduce computational efforts. The crucial observation we make here is that the ground substrate contacts (or  $V_{cc}$  contacts) of each block of the chip are linked by metal lines. Hence, all substrate coupling paths between them are shorted. We can, therefore, consider the ground contacts (or  $V_{cc}$  contacts) of each block (supposed to have its own on-chip ground) as a single contact, while performing interblock substrate coupling. Consequently, the discretization explained in Fig. 8 is sufficient for an accurate interblock coupling representation.

In fact, since we focus on the coupling path between the various blocks of the chip, we can consider that the currents at the




Fig. 8. MS-SOC Partitioning example for fast interblock coupling analysis.

contacts positioned near the edges of each block are very high, compared to the currents at the contacts situated in its center. Therefore, the edge contacts are the most dominant coupling paths between blocks. This is the reason why a fine partition should be used in the edge regions. As we move toward the center of the block, the role of the contacts in the interblock coupling becomes progressively weaker, and hence, we can use increasingly coarser partitions. The currents at the ground contacts (respectively,  $V_{cc}$  contacts) of each partition are considered to be constant.

The question that emerges now is: how to exploit this partition to speed up the numerical computation? Let us consider two partitions of the chip  $i$  and  $j$ , having  $L$  and  $M$  number of contacts respectively (Fig. 8).

Since we assume that the currents ( $I_i$ ) of the  $L$  contacts, the currents ( $I_j$ ) of the  $M$  contacts are constant, the impedance  $z_{ij}$  representing the substrate coupling between the two partitions can be defined as

$$z_{ij} = \frac{\overline{\phi_i}}{I_j} = \frac{\overline{\phi_j}}{I_i} = \frac{1}{\sum_{l=1}^L s_l \sum_{m=1}^M s_m} \int_{\sum_{l=1}^L s_l} \int_{\sum_{m=1}^M s_m} G(s, s') ds ds' \quad (3)$$

$s_l$  and  $s_m$  are the surfaces of each contact in the partitions  $i$  and  $j$  ( $l \in [1, L]$  and  $m \in [1, M]$ ),  $G$  is the Green's function of the substrate,  $I_{i,j}$  and  $\phi_{i,j}$  are the current and the potential of the contacts in partitions ( $i$  and  $j$ ) respectively. From a decomposition

of the integrals on each contact within the partitions  $i$  and  $j$ , we obtain

$$z_{ij} = \frac{1}{\sum_{l=1}^L s_l \sum_{m=1}^M s_m} \sum_{l=1}^L \sum_{m=1}^M \int_{s_l} \int_{s_m} G(s, s') ds ds'. \quad (4)$$

The double integrals in this equation represent the impedance between the contact  $l$  of partition  $i$ , and contact  $m$  of partition  $j$ . Thus  $z_{ij}$  can be represented by a sum of impedances ( $z_{lm}$ ) between the contacts of each partition as

$$z_{ij} = \frac{\sum_{l=1}^L \sum_{m=1}^M z_{lm} s_l s_m}{\sum_{l=1}^L \sum_{m=1}^M s_l s_m}. \quad (5)$$

Using the same procedure with some algebra, we can relate  $z_{ii}$  to the impedance between the contacts of the partition  $i$ . Thus, we obtain

$$z_{ii} = \frac{\left( 2 \times \sum_{l=1}^L \sum_{j=l+1}^L z_{lj} s_l s_j + \sum_{l=1}^L z_{ll} s_l^2 \right)}{\left( \sum_{l=1}^L s_l \right)^2}. \quad (6)$$

As mentioned earlier, the time hungriest step in BEM is the storage and inversion of the impedance matrix. Our algorithm transforms this impedance from a matrix of  $M^2$  elements, with  $M$  the number of contacts, to an impedance matrix of  $P^2$  elements, with  $P$  is the number of partitions. Therefore, the gain in computational cost is evident. Suppose that the chip of Fig. 8 is composed of one million of contacts. The memory required to store the impedance matrix entries is  $O(10^{12})$ . If each block is decomposed into 1000 partitions, with a chip of 7 blocks, the memory requirement is  $O(5 \cdot 10^7)$ . The memory gain is, thus, considerable ( $10^5$ ). The inversion requirement by LU factorization, for example, is  $O(10^{18})$ , and the gain in execution time by our procedure is more important.

We would like to point out that the inversion of the matrix, without partitioning simplification, is problematic for another extremely important reason. The admittance matrix elements that we would compute are very heterogeneous. The  $y_{ij}$  corresponding to the geometrically distant panels are very small, especially for high-resistivity substrate and when the number of panels between the  $i$  and  $j$  is significant. At the same time, the  $y_{ij}$  elements corresponding to neighboring panels are very large. The system matrix that results, may be ill-conditioned. In this context, the unavoidable physical and numerical errors, although small, can lead to wrong results and even nonphysical values for a number of low  $y_{ij}$  elements. The meshing strategy resolves the problem due to the following three effects. First, the number of matrix entries is significantly reduced, which decreases the numerical inversion errors. Second, by choosing the edge partition to be smaller center then center one (Fig. 8), the large elements of the current density vector near the edges are compensated by smaller area, so that more uniform total current vector is obtained. Third, by decreasing the number of effective contacts that can exist between geometrically distant ones, we

reduce the probability of having very weak  $y_{ij}$  elements. The algorithm of the method is represented below:

*FastBEM for interblock model (Algorithm 1)*  
**Compute the  $K_1(p, q)$  coefficients;**  
**Discretize The chip of  $M$  blocks into  $L$  partitions;** /\*  $L$  is an accuracy control parameter see Fig. 8 \*/  
**Discretize  $M$  ensemble of ground/ $V_{cc}$  contacts into  $X$  ensemble;** /\* each ensemble in each partition is considered as independent \*/  
**Compute the  $[Z]$  matrix;**  
**For  $j$  from 1 to  $X$**   
  **For  $i$  from 1 to  $X$**   
    **for  $k$  from 1 to  $A_j$**  /\*  $A_j$  nbr of contacts in the ensemble  $j$  \*/  
      **for  $r$  from 1 to  $A_i$**  /\*  $A_i$  nbr of contacts in the ensemble  $i$  \*/  
        **Compute  $Z_{kr}$ ;**  
        **Compute  $Z_{ij}$ ;** /\* from (5) if  $i = j$  else from (6) \*/  
        **Compute the  $[Y] = [Z]^{-1}$  matrix;** /\* By LU fact. (cost =  $O(n^3)$ ) or GMRES (cost =  $O(n^2)$ ) \*/  
        **Compute the  $[R]$  matrix;**  
        **For  $i$  from 1 to  $X$**   
           **$j$  from 1 to  $X$**   
             **$R_{ij} = -1/Y_{ij}$ ;** /\* for  $i \neq j$  \*/  
             **$R_{ii} = 1/[Y_{ii} + (\sum Y_{im})_{i \neq m}]$ ;** /\* for  $i = j$  \*/

### C. Intrablock Transistor-Level Coupling

Once the block-to-block substrate coupling is well represented, we are interesting on the intrablock coupling. For this, we will distinguish between the noisy block modeling and the sensitive block modeling.

1) *Sensitive Analog Block:* The sensitive analog blocks can require a more accurate substrate model. In fact, for some analog circuits, the substrate resistances can have a direct effect on their performances, independently of the noise coupling. For instance, the noise figure of an LNA can be affected by the substrate resistance thermal noise. The substrate resistances can also result in a change in the input/output matching of LNA, reducing its gain and its reverse isolation [26]. Moreover, The standard process technologies, produces substrate with three-dimensional (3-D) contacts (wells, collectors), vertical and lateral doping profiles (channel stop, well, triple-well, buried layer, heavily doped bulk substrate, etc.), and complex 3-D structures (trench oxide, thick metal, integrated inductor, bonding path...). Using a multilayer substrate representation, the BEM handles vertical conductivity variation with high accuracy, but ignore totally its lateral variation. This situation can leads to severe errors in the substrate models of the 3-D structures. For this reason, in all modern analog and RF process technologies, an accurate scalable substrate model deduced from measurements is added the SPICE models of all critical components such as passive elements (varactors and inductors) as well as active elements such as bipolar transistors. The substrate of those elements is




Fig. 9. MS-SOC partitioning example for fast intrablock coupling analysis of the targeted sensitive block and 2-D representation of the corresponding substrate with the resulting network.

thus handled at device-level as illustrated in Fig. 9, and the intrablock model will be used only to link their ground contacts to the other elements of the layout. Windowing strategy, considering only this part of the chip (block A) can be used to extract this interblock substrate network. However, the substrate resistance between the ports at the edge of the considered block can be influenced by the interblock coupling of this block to its neighbors.

To consider the effects of the interblock coupling on the intrablock substrate model without a significant increase in the computational cost the methodology based on the partitioning of Fig. 9 is proposed. The partitioning process used for transistor-level coupling analysis is the inverse of the one used for interblock coupling. We use very fine partitions inside the sensitive block of interest. The partitions increase in size as we go far from the analyzed block. The partition around the analog block of interest, are only used for modeling the effects of distant contacts on the intrablock resistances values, and since this effect becomes negligible as we go far from the analyzed block the partitions become coarser.

It is worth noting that only the part of the resulting block-to-block network concerning the substrate coupling of the block (A) to their neighbors is accurately represented when we use the partition of Fig. 9. Therefore, once the intrablock coupling is finished, we eliminate the block-to-block network (elements represented by dotted lines in Fig. 9) and we replace it the network extracted by the interblock methodology of Section III-B2. As for interblock strategy, the currents in the partitions around the handled circuit will be supposed constant, and the same analytical formula [(5) and (6)] will be used to speedup the computation and avoid a large ill-conditioned matrix. The algorithm of the method is represented below.

*FastBEM for intrablock model (Algorithm 2)*  
**Discretize The chip of  $M'$  blocks into  $L'$  partitions;** /\*  $L'$  is an accuracy control parameter see Fig. 8 \*/




Fig. 10. MS-SOC substrate model example with interblock and intrablock resulting network.

```

Discretize  $M$  ensemble contacts into  $X'$  ensemble; /* each ensemble in each partition is considered as independent */
Compute the  $[Z']$  matrix;
For  $j$  from 1 to  $X'$ 
  For  $i$  from 1 to  $X'$ 
    for  $k$  from 1 to  $A_j'$  /*  $A_j$  nbr of contacts in the ensemble  $j$  */
      for  $r$  from 1 to  $A_i'$  /*  $A_i$  nbr of contacts in the ensemble  $i$  */
        Compute  $z'_{kr}$ ;
        Compute  $z'_{ij}$ ; /* from (5) if  $i = j$  else from (6) */
    Compute the  $[Y'] = [Z']^{-1}$  matrix; /* By LU fact. (cost =  $O(n^3)$ ) or GMRES (cost =  $O(n^2)$ ) */
  Compute the  $[R']$  matrix;
For  $i$  from 1 to  $X'$ 
  j from 1 to  $X'$ 
     $R'_{ij} = -1/Y'_{ij}$ ; /* for  $i \neq j$  */
     $R'_{ii} = 1/[Y'_{ii} + (\sum Y'_{im})_{i \neq m}]$ ; /* for  $i = j$  */

```

2) *Noisy Blocks:* In addition to power-supply noise, the switching activity of digital blocks injects spurious signals in the substrate through the reverse junction capacitances of transistors or by impact ionization (hot carriers). Transistor neighboring substrate contacts pick up the most of these signals. We can expect that the substrate model at transistor level will have an effect on this kind of noise. We can also predict that connecting the bulk of each transistor directly to ground will represent the worst coupling case. The circuits optimized with this configuration will work, but with a larger margin than necessary. On the other hand, each transistor is linked to substrate ground by impedance equal to  $(R_s + 1/jC_w)$ . As  $C$  is of about few fF, the substrate resistances play only a negligible role in this coupling. In conclusion, for all noisy blocks, we can connect the bulk of NMOS transistors directly to ground (respectively, PMOS to  $V_{cc}$ ) without a significant loss of accuracy.

Finally, the full resulting network after inter and intrablock methodology application is illustrated in Fig. 10

#### D. Computational Results

In this section, we present examples that show the accuracy and the efficiency of the proposed methodology. We focus on the interblock substrate modeling, since it is the crucial process,






Fig. 11. Overview of substrate coupling evaluation chip. Test structure [4 blocks (I-III, and IV) – 864 Inverters –  $600 \times 600 \mu\text{m}$ ] and an example of the extracted substrate model.




Fig. 12. Substrate profiles used for extraction:  $P_1$  low-resistivity substrate;  $P_2$  high-resistivity substrate;  $P_3$  high\_resistivity and low substrate thickness.

enabling us to evaluate the efficiency of the isolation strategy adopted, such as the block placement, the guard ring distribution, the multiple bond-path assignment, etc.

A real design, that is representative of mixed-signal design style and complexity, will always give the most realistic accuracy benchmark results. At the same time, most CMOS logic elements can be reduced or decomposed into CMOS inverters. Therefore, the test layout used for preliminary verifications is presented in Fig. 11. It is composed on 4 blocks (I-IV) representing 864 inverters.

Several experiments, using three substrate doping profiles (see Fig. 12), will be performed. The first two profiles are the low-resistivity and the high-resistivity profiles used in typical CMOS and BiCMOS technology. The third one is the high-resistivity substrate, but with only  $50 \mu\text{m}$  as thickness. The weak thickness will enable a fine meshes discretization, for an accurate FDM analyzes. The FDM and classical BEM will be used for the comparisons. For most design teams, accuracy is the most important aspect of an extraction benchmark. For each of the substrate profiles indicated, extraction was performed between the ground and the  $V_{cc}$  contacts of the blocks.

Table I(a) and (b) shows the interblock computed resistances with BEM and the proposed method (Fast BEM), of respectively Substrate  $P_1$  and  $P_2$  of Fig. 12. As shown in Fig. 11,  $R_{I-0}$ , for instance, is the computed resistance between the ground contacts of block I and the backplane of the substrate and  $R_{I-II}$  is the resistances between the ground contacts of block I and those of block II. Table II shows a comparison between the results of BEM, FastBEM, and FDM in the case of  $P_3$  profile (Fig. 12). The agreement between the results of BEM, FDM, and FastBEM (Algorithm 1) is evident for all profiles considered.

Table III summarizes the computational cost of the three methods. “Runtime line” represents both User (the time to execute the command `run_extraction_job`) System (the additional system time to complete the job) time of the extraction including postprocessing. “MaxMem line” represent the peak

TABLE I  
INTERBLOCK SUBSTRATE RESISTANCES OF THE TEST-CHIP: LOW-RESISTIVITY PROFILE  $P_1$  (ON THE LEFT); HIGH-RESISTIVITY PROFILE  $P_2$  (ON THE RIGHT)

R	BEM	FastBEM	R	BEM	FastBEM
I-0	95	95	I-0	791	801
II-0	76	76	II-0	721	717
III-0	75	75	III-0	746	746
VI-0	94	94	VI-0	835	836
I-II	9119	9180	I-II	1587	1712
I-III	10642	10694	I-III	7412	8113
I-VI	12325	12743	I-VI	1763	1822
II-III	6829	6930	II-III	825	856
II-IV	10670	10740	II-IV	7330	7836
III-IV	7932	7919	III-IV	956	1133

(a)

(b)

TABLE II  
INTERBLOCK SUBSTRATE RESISTANCES OF THE TEST-CHIP USING LOW-RES, PROFILE  $P_3$

R	FDM	BEM	FastBEM
I-0	117	115	115
II-0	104	104	104
III-0	105	107	108
VI-0	121	121	121
I-II	1172	1036	1067
I-III	-	17069	20050
I-VI	1183	1123	1204
II-III	352	328	349
II-IV	-	14087	1561
III-IV	430	407	412

TABLE III  
PERFORMANCES COMPARISON BETWEEN THE EXTRACTION METHODS IN THE CASE OF  $P_3$  PROFILE

Profil( $P_3$ )	K(p,q)	BEM	FastBEM	FDM
Runtime	1mn 14s	4mn 30s	1mn 18s	1h 3mn
user+sys		3mn 16s (*)	4s (*)	
MaxMem	9328K	17M	9328K	1200M

(\*) i.e., without K(p, q) computation time

memory usage over the total runtime, including input data processing, parasitic extraction, and writing outputs. For runtime, as for peak memory usage, the supremacy of the FastBEM is evident. It should be noted also that this supremacy is increasingly important as the test cases will include a larger and more complex designs.

#### IV. METHODOLOGY FOR A FINAL OPTIMIZATION

The final stage of our methodology is named **SubCirII**, and its flowchart described in Fig. 13. In this approach, we use the full package and substrate model in an iterative verification procedure of large varieties of isolation strategies. The visited strategies are those mentioned in Section I, that is: floorplanning, guard ring placement, pinning strategy, etc. This methodology will enable us to achieve the best noise rejection, by choosing the best isolation techniques for a given technology, circuit and package. We can also verify if we can meet the attenuation specified in SubCirI without changing the package or splitting the digital and the analog parts of the circuits.

The attenuation between sensitive and perturbing parts of the circuits depends essentially on substrate, package, and wire par-






Fig. 15. (a) Spectrum of spurious tones generated by a 0.01 V/1 MHz signal at the control path of the oscillator. (b) The maximum tolerated noise PSD by the oscillator to have an out-of-channel spurs lower than  $-70$  dBc.

which is followed by a power amplifier (PA), is able to deliver a minimum of 0 dBm to a differential load. In this design the power amplifier, with its associated bond-path and wires are the strongest transmitters of cross-talk.

In the first designed version, an off-chip load-resonant (without the on-chip capacitors  $C_0$ : version1 Fig. 14) is designed to restore a 916 MHz sinusoidal voltage at the antenna and suppress their higher harmonics. A fully differential design is used to minimize the substrate noise injection and the transient currents in the power supply. However, the oscillator is the best receiver of cross-talk and even a low noise coupling from the PA can result in its malfunction and, therefore, the instability of the system.

According to our methodology (Fig. 1), we focus on the oscillator as the potential “listener” and the PA as the possible “talker.” The oscillator is designed to have less than  $-100$  dBc/Hz of phase noise at 500 kHz offset. Generally, to meet the Federal Communication Commission (FCC) regulation, the 902–928-MHz ISM band is partitioned into 54 channels, requiring a frequency resolution of 482 kHz in the synthesizer [25]. In our design, to preserve the required SNR in the adjacent channels, we specify a certain spectral purity with spurious tones below  $-70$  dBc at 482 kHz offset from the carrier. In the oscillators, the environmental noise translates to spurs by frequency modulation FM phenomena. In fact, the noise corrupts the dc voltage applied across the varactors, and varies the tank capacitance and hence the resonance frequency. Viewed as analog FM, this effect translates low-frequency noise components in the control path to region around the carrier [4]. The example of spurious tones generated by a 0.01-V/1 MHz signal at the control path of our oscillator is shown in Fig. 15(a). Therefore, by applying sinusoidal signals with various amplitudes and frequencies at the control path, we can determine the maximum amplitude that the oscillator can tolerate without generation of FM spurs higher than  $-70$  dBc beyond 482 vHz offset from the carrier. To compare these signals to power spectral density (PSD) of the PA noise, their amplitudes will be translated to a power spectrum. The results are represented in Fig. 15(b). The PA noise generated at its on-chip ground and its PSD is represented in Fig. 16. The peak-to-peak noise reaches its maximum (0.14 V) when the PA switches from off-mode to on-mode. The PSD of the noise indicates that most of the




Fig. 16. (a) PA noise waveform and (b) its PSD at the off-on transition.




Fig. 17. Comparison between the results of S1, S2, and those of the adopted strategy for the final design, S3. The extractions are performed both by FastBEM (dotted lines) and by the FDM (continuous lines).

TABLE IV  
RUNTIME COMPARISON BETWEEN THE EXTRACTION METHODS (FDM AND FASTBEM) FOR EACH ITERATION OF SUBCIRLL

	K(p,q)	Fast BEM	FDM
Runtime User+Sys.	1mn 14 s	4mn 24s	1h 30mn 40s




Fig. 18. Noise waveform at the on-chip ground used to bias exclusively the substrate for the two versions of the PA ( $V_{ON\_GND2}(Load1/2)$ ), and the noise waveform detected at the GND of the oscillator ( $V_{GND\_Osc/LNA}$ ).

spectrum is located around 1.8 GHz (twice the input/output frequency). This is due to the differential topology of the PA. In low-frequency (LF) range, the PSD of the noise is around  $-37$  dB. The maximum tolerated noise in the control path of the oscillator is, however, in the range of  $-60$  to  $-40$  dB as shown in Fig. 15(b). Therefore, the PA generates a supply noise PSD of 3 to 23 dB higher than the maximum tolerated by the oscillator.

To preserve the functionality of our system we have the choice between two solutions: redesign the PA to generate less noise or add a voltage regulator circuit to the oscillator with bandgap reference to decouple the VCO and its control path from on-chip power supply. It is obvious that the first solution is the best, since it provides a quiet environment and therefore avoids the corruption of other circuits by the PA noise.

The method proposed to avoid the generation of the high frequency noise at the bond wires is based on the exploitation of the filtering properties of the load-resonant. In fact, coupling the on-chip ground and  $V_{CC}$  to the outputs of the PA using the on-chip capacitances  $C_0$  (Fig. 14) instead of the use of the off-chip  $C$ , results in a significant decrease in the on-chip ground and  $V_{CC}$  impedances. The schematic of the redesigned PA according to this technique is shown in Fig. 14 (PA version 2). The peak to peak noise at on-chip ground, which is proportional to this impedance ( $\Delta V \approx Z_{aL} di/dt$ ) is, therefore, strongly reduced. To avoid the generation of low-frequency noise, an on-chip ground different from that of the circuit, is used to bias the substrate. The low transistor junction capacitances between the noisy ground of the circuit and the substrate contacts strongly attenuate the low frequency noise.

The noise PSD generated by the PA at LF range is reduced from  $-37$  dB for PA version 1 to  $-70$  dB for PA version 2 as shown in Fig. 16, and thus becomes lower than the maximum noise tolerated by the oscillator.

Finally, during the physical implementation of the various blocks, we can start the application of methodology SubCirII.

As mentioned in the introduction, several noise-transfer reduction techniques are reported in the literature. Usually, the efficiency of these techniques depends on the design parameters, such as the resistivity of the substrate, the bond-wires inductance values, the frequency of the noise etc.

In this paragraph, we show how the methodology SubCirII allows us to verify and compare the efficiency of the various strategies and to achieve the optimal quiet noise environment for our circuit. To speed up the substrate model extraction, and therefore to enable an iterative verification of these strategies, the simplified model (outlined in Section III-A) that takes into account only the coupling between ground taps is used. Note that, since the technology used is BiCMOS, the amount of  $V_{CC}$  substrate contacts is very low and have negligible effects on substrate coupling. The layout of the transceiver is represented in Fig. 14. Both the FDM and the improved BEM (FastBEM) were used for the substrate modeling in each iteration. Similar results between the FDM and the FastBEM techniques were found as shown in Fig. 17 (continuous lines for FDM and dotted lines for BEM). However, the time and memory gain is considerable when we use the improved BEM as illustrated in Table IV.

The first visited strategy by the loop (named S1) consists of the increase of the number of the package pins and wires. The second strategy (S2) consists of the use of separate on-chip grounds for the Oscillator-LNA and the rest of the circuit. The effect of S1 is illustrated by solid lines (Fig. 17): top curve for 2 pin-wires (One for the PA and one common pin for the Oscillator-LNA and neighboring blocks-peripheral to the circuit), and bottom curve for four pin-wires (one for the PA and three common pins for the Oscillator-LNA and neighboring blocks-peripheral to the circuit). The isolation is improved by about 16 dB when the number of package pins is increased from 2 to 5. This is mainly due to the reduction of the bond-wire inductance value, which results in an on-chip GND close to the external reference (off-chip GND). Beyond five package pins, the improvement of the isolation becomes negligible. In addition, this

improvement is practically independent of the frequency. The effect of S2 is illustrated by the dotted line. For the same number of package pins (that is, four), the separation of the GND improves the isolation by 25 dB at 100 MHz and 10 dB at 1 GHz in comparison to S1. In addition, it is verified that the improvement due to the increase in the number of pins is negligible when the on-chip grounds are separated.

The strategy adopted for the final iteration is S3. It consists of placing and biasing guard rings. Compared to S2, for the same number of pins (that is, four); the placement of a guard ring, with dedicated pins, around the amplifier allows a significant improvement at high frequency (10 dB at 1 GHz) as shown in Fig. 17. It should also be noted that this result is practically independent of the size of the guard ring. The improved design of the PA (Fig. 14) is combined with the isolation strategies S3, to ensure a quiet environment for the oscillator. The results are illustrated in Fig. 18.

The waveform of the noise detected at the ground of the oscillator after applying strategy S3 is also represented by the curve  $V_{\text{GND\_Osc/LNA}}$  in the same figure. It is evident that the combinations of the PA low noise-supply technique and the optimal isolation strategy S3 lead practically to the elimination of substrate noise coupling in our circuit. The performances of the final version of the transceiver were found to be in agreement with the initial specifications. The measured transmitter current with an output power of 0 dBm on a 300  $\Omega$  resonant load is 6 mA. The maximum operating frequency measured with a chip-on-board technology is 1.5 GHz.

## VI. CONCLUSION

In this paper, we have focused on the development of methodologies for the analysis and optimization of substrate noise effects in mixed-signal circuits. Two methodologies were elaborated: one for an early design verification, and another for a final verification/optimization of the noise immunity of the circuits. A new approach, which combines a thorough physical comprehension of the noise coupling effects and an improved version of the BEM, to accelerate the substrate model extraction and enable the use of the iterative optimization procedure is proposed. These methodologies have been successfully employed to verify the functionality of the components of an RF system, and to make sure that they meet the specified figures of merit before being assembled together. The redesign of the PA results in a reduction of low frequency spurs around the carrier by about 30 dB. The iterative optimization procedure enables us to increase the isolation between the noisy PA and the sensitive oscillator, by about 40 dB in medium frequency range and 30 dB around 1 GHz.


## ACKNOWLEDGMENT

The authors would like to thank N. Joehl, P. Favre and C. Dehollain from LEG-EPFL for helpful discussions and providing the test circuits.

## REFERENCES

- [1] K. Kundert, H. Chang, D. Jefferies, G. Lamant, E. Malavasi, and F. Sendig, "Design of mixed-signal system-on-a-chip," *IEEE Trans. Computer-Aided Design*, vol. 19, pp. 1561–1571, Dec. 2000.
- [2] N. K. Verghese, T. J. Schmerbeck, and D. J. Allstot, *Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits*. Norwell, MA: Kluwer, 1995.
- [3] A. Hajimiri and T. H. Lee, *The Design of Low Noise Oscillators*. Norwell, MA: Kluwer, 1999.
- [4] F. Herzel and B. Razavi, "A study of oscillator jitter due to supply and substrate noise," *IEEE Trans. Circuits Syst. II*, vol. 46, pp. 56–62, Jan. 1999.
- [5] A. Koukab, M. Declercq, and C. Dehollain, "Analysis and improvement of the noise immunity in a single-chip super-regenerative transceiver," *IEE Proc. Circuits Devices Syst.*, vol. 148, pp. 250–254, 2001.
- [6] N. K. Verghese and D. J. Allstot, "Computer-aided design considerations for mixed-signal coupling in RF integrated circuits," *IEEE J. Solid-State Circuits*, vol. 33, pp. 314–323, Mar. 1998.
- [7] M. Nagata, J. Nagai, K. Hijikata, T. Morie, and A. Iwata, "Physical design guides for substrate noise reduction in CMOS digital circuits," *IEEE J. Solid-State Circuits*, vol. 36, pp. 539–549, Mar. 2001.
- [8] A. Koukab, C. Dehollain, and M. Declercq, "HSPEEDX: A high-speed extractor for substrate noise analysis in complex mixed-signal SOC," in *Proc. Design Automation Conf.*, 2002, pp. 767–770.
- [9] R. Gharpurey and R. G. Meyer, "Modeling and analysis of substrate coupling in integrated circuits," *IEEE J. Solid-State Circuits*, vol. 31, pp. 344–353, Mar. 1996.
- [10] A. M. Niknejad, R. Gharpurey, and R. G. Meyer, "Numerically stable Green function for modeling and analysis of substrate coupling in integrated circuits," *IEEE Trans. Computer-Aided Design*, vol. 17, pp. 305–31, Apr. 1998.
- [11] J. R. Phillips and L. M. Silveira, "Simulation approaches for strongly coupled interconnect systems," in *Proc. IEEE/ACM Int. Conf. Computer-Aided Design*, 2001, pp. 430–437.
- [12] J. Kanapka, J. Phillips, and J. White, "Fast methods for extraction and sparsification of substrate coupling," in *Proc. Design Automation Conf.*, 2000, pp. 738–743.
- [13] F. Clément, "Computer aided analysis of parasitic substrate coupling in mixed digital-analog cmos integrated circuits," Ph.D. dissertation, Swiss Fed. Inst. of Technol., Lausanne, Switzerland, 1996.
- [14] K. Nabros and J. White, "Fast capacitance extraction of general three-dimensional structures," *IEEE Trans. Microwave Theory Tech.*, vol. 40, pp. 1496–1507, June 1992.
- [15] S. Kapur and D. E. Long, "IES<sup>3</sup>: A fast integral equation solver for efficient 3-dimensional extraction," in *IEEE/ACM Int. Conf. Computer-Aided Design*, 1997, pp. 448–455.
- [16] J. R. Phillips and L. M. Silveira, "Simulation approaches for strongly coupled interconnect systems," in *Proc. IEEE/ACM Int. Conf. Computer-Aided Design*, 2001, pp. 430–437.
- [17] J. Kanapka, J. Phillips, and J. White, "Fast methods for extraction and sparsification of substrate coupling," in *Proc. IEEE/ACM Design Automation Conf.*, 2000, pp. 738–743.
- [18] A. Koukab, K. Banerjee, and M. Declercq, "Analysis and optimization of substrate noise in single-chip RF transceiver design," in *IEEE/ACM Int. Conf. Computer-Aided Design*, 2002, pp. 309–316.
- [19] A. Demir and J. Roychowdhury, "Modeling and simulation of noise in analog/mixed-signal communication systems," in *Proc. IEEE Custom Integrated Circuits Conf.*, 1999, pp. 385–393.
- [20] E. Charbon, P. Miliozzi, L. P. Carloni, A. Ferrari, and A. Sangiovanni-Vincentelli, "Modeling digital substrate noise injection in mixed-signal IC's," *IEEE Trans. Computer-Aided Design*, vol. 18, pp. 301–310, Mar. 1999.
- [21] M. V. Heijningen, M. Badaroglu, S. Donnay, M. Engels, and I. Bolsens, "High-Level simulation of substrate noise generation including power supply noise coupling," in *Proc. Design Automation Conf.*, 2000, pp. 446–451.
- [22] P. Favre, N. Joehl, A. Vouilloz, P. Deval, C. Dehollain, and M. Declercq, "A 2 V, 600  $\mu$ A, 1 GHz, BiCMOS super-regenerative receiver for ISM applications," *IEEE J. Solid-State Circuits*, vol. 33, pp. 2186–2196, Dec. 1998.
- [23] N. Joehl, C. Dehollain, P. Favre, P. Deval, and M. Declercq, "A low power 1 GHz super-regenerative transceiver with time-shred PLL control," *IEEE J. Solid-State Circuits*, vol. 36, pp. 1025–1031, July 2001.
- [24] A. Koukab, P. Deval, C. Dehollain, and M. Declercq, "Low noise power supply technique for RF amplifiers," *IEEE Trans. Circuits Syst. II*, vol. 48, pp. 291–293, Mar. 2001.

- [25] A. Rofougaran, G. Chang, J. Rael, Y. C. Chang, M. Rofougaran, J. Chang, M. Djafari, M. K. Ku, E. W. Roth, A. A. Abidi, and H. Samueli, "A single-chip 900-MHz spread-spectrum wireless transceiver in 1- $\mu$ m CMOS-Part I: Architecture and transmitter design," *IEEE J. Solid-State Circuits*, vol. 33, pp. 515–534, Apr. 1998.
- [26] B. A. Floyd, C. M. Hung, and K. K. O, "The effects of substrate resistivity on RF component and circuit performance," in *Proc. IEEE Int. Interconnect Technol. Conf.*, 2000, pp. 164–166.
- [27] J. T. Colvin, S. S. Bhatia, and K. K. O, "Effects of substrate resistances on LNA performance and a bondpad structure for reducing the effects in a silicon bipolar technology," *IEEE J. Solid-State Circuits*, vol. 34, pp. 1339–1344, Sept. 1999.



**Adil Koukab** received the M.S. degree (DEA d'Opto-Electronique) from the University of Nancy, Nancy, France, in 1993 and the Ph.D. degree in electrical engineering from the University of Metz and Supélec France, in 1997.

He is currently a Research Associate in the Department of Electrical Engineering, Swiss Federal Institute of Technology, Lausanne, Switzerland. He has published ten research papers in international journals and has presented his works at numerous conferences and workshops. His current research interests

include design, design methodology, and EDA development for RF, Analog, and mixed-signal ICs, physical parasitic effects, cross-talk, and substrate noise in MS-SOC designs.



**Kaustav Banerjee** (S'92–M'92–SM'03) received the Ph.D. degree in electrical engineering and computer sciences from the University of California, Berkeley, in 1999.

He is an Assistant Professor in the Electrical and Computer Engineering Department, University of California, Santa Barbara, where he mentors six doctoral and two masters students. He has held various academic and industrial research/visiting positions at Stanford University, Swiss Federal Institute of Technology (EPFL), Fujitsu, Intel and

Texas Instruments. He also co-advises graduate students at Stanford University, the University of Illinois, Urbana-Champaign, and EPFL. He has codirected two doctoral dissertations at Stanford University and the University of Southern California. He has published over 90 research papers in international journals and conferences, and has presented numerous invited talks and tutorials. His current research interests focus on a wide variety of nanometer-scale issues in high-performance VLSI and mixed-signal designs, as well as on circuits and systems issues in emerging nanoelectronics. He is also interested in some exploratory interconnect and circuit architectures including three-dimensional ICs.

Dr. Banerjee served as the Technical Program Chair at the 2002 IEEE International Symposium on Quality Electronic Design (ISQED) and is the Conference Chair of ISQED'04. He has also served on the Technical Program Committees of the ACM International Symposium on Physical Design, the EOS/ESD Symposium, and the IEEE International Reliability Physics Symposium. He is the recipient of a Best Paper Award at the 2001 ACM Design Automation Conference and is listed in *Who's Who in America*.



**Michel J. Declercq** (S'70–M'72–SM'97–F'00) received the electrical engineering and Ph.D. degrees from the Catholic University of Leuven, Leuven, Belgium, in 1967 and 1971, respectively.

In 1973, he was awarded a Senior Fulbright Fellowship, and joined Stanford University as a Research Associate in the Microelectronics Labs. From 1974 to 1978, he was Research Associate and Lecturer at the Catholic University of Leuven. In 1978, he joined Tractebel, Brussels, Belgium, where he was Group Leader of the Electronic Systems

team. In 1985, he joined the Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland, where he is currently Professor, Dean of the School of Engineering, and Director of the Electronics Laboratory. He was named an expert by the European Commission for the scientific research programs in Information Technologies. He is the author and coauthor of more than 190 scientific publications and two books, and holds several patents. His research activities are related to mixed analog-digital IC design and design methodologies. He is more particularly involved in low-power/low-voltage circuits, high-frequency circuits for telecommunications, SOI technology and circuits, and high-voltage circuits and nano-electronics.