

Local Stressors to Accommodate 1.2 to 5.6 GPa Uniaxial Tensile Stress in Suspended Gate-All-Around Si Nanowire nMOSFETs by Elastic Local Buckling

M. Najmzadeh, D. Bouvet, W. Grabinski, A. M. Ionescu

Swiss Federal Institute of Technology (EPFL), Nanolab, Lausanne, Switzerland, mohammad.najmzadeh@epfl.ch

Multi-gate architectures such as gate-all-around (GAA) Si nanowires are the promising candidates for aggressive CMOS downscaling due to the immunity to the issues regarding short channel effect, improved subthreshold slope and optimized power consumption. On the other hand, Si nanowires represent excellent mechanical properties e.g. yield strength of $10\pm2\%$ [1] in comparison to 3.7% for bulk Si [2], a strong motivation to be used as interesting exclusive platforms for innovative nanoelectronic applications e.g. novel strain engineering techniques for carrier transport enhancement in multi-gate 3D suspended channels [3]-[5] or local band-gap modulation using >4 GPa uniaxial tensile stress in suspended Si channels to enhance band-to-band tunneling current in multi-gate Tunnel-FETs [6], all without plastic deformation and therefore, no carrier mobility degradation in deeply scaled channels.

In this paper, we demonstrate the integration of local oxidation [3] and metal-gate strain [4] technologies to induce 3.3%/5.6 GPa uniaxial tensile strain/stress in 2 μm long suspended Si nanowire MOSFETs, *the highest process-based stress record in MOSFETs until now*, by elastic local buckling. Fig. 1 represents the fabrication process to make GAA uniaxially tensile strained Si nanowire MOSFETs from a 100 mm (100) Unibond SOI substrate with $1\times10^{18} \text{ cm}^{-3}$ phosphorous channel doping. Highly doped accumulation-mode was chosen as the operation regime to mainly simplify the process in nanoscale [7]. Dry oxidation of the Si nanowires with a tensile Si_3N_4 hard mask on top at 925 °C helps to accumulate mechanical potential energy in the nanowires due to in-plane/out-of-plane elongation/bending restrictions during the oxidation process [3]. This stored mechanical potential energy will be released in the form of mechanical buckling after stripping the hard mask, the grown oxide and the nanowire detachment from the BOX layer. The high-k/metal-gate stack step includes 5 nm ALD HfO_2 , RTA (600 °C, 15 min) and finally, 50 nm TiN by sputtering at 25 °C including -2.0 GPa biaxial compressive intrinsic thin film stress. The thin film stress in the metal-gate layer can be engineered by sputtering power, thickness and deposition temperature [4]. The metal-gate thin film with an intrinsic compressive stress tends to stretch, causing further elongation/buckling of the suspended Si nanowires. Gate pattern, S/D implantation, metallization and sintering are the further process steps.

Employing micro-Raman spectroscopy to measure stress in GAA deeply scaled SOI Si NWs with a high-k/metal-gate stack is pretty challenging due to the non-transparency of the metal-gate and on the other hand, low level of Raman signal from deeply scaled NWs in comparison to the strong background Raman signal from the Si carrier wafer. Therefore, top and tilted-view SEM micrographs were used to estimate the stress level in the NWs, instead of micro-Raman spectroscopy. Fig. 1 represents the top-view SEM micrograph of a buckled array of 2 μm long Si NWs with the represented TEM cross-section. The actual maximum NW deflection is calculated based on the observed maximum in-plane and out-of-plane deflections. Afterward, by considering a symmetric Gaussian buckling profile along the NWs ($\eta=1 \mu\text{m}$, $\sigma=0.5 \mu\text{m}$, see Fig. 2) and assuming a uniform strain profile along the NWs, the expected elongation is calculated from the arc-length of the buckled NWs and afterward, the stress values vs. NW widths are reported in Fig. 3 (assuming Si Young's modulus of 169 GPa). It is worth mentioning that the local stress can be even higher in the case of a non-uniform stress profile along the NWs [3], can be detected only by micro-Raman spectroscopy. As Fig. 3 represents, the narrower NWs have a higher buckling, mainly due to a smaller critical-load-for-buckling value. Therefore, the NW width modulation, from 44 to 4 nm, leads to a significant uniaxial tensile stress modulation in NWs, from 1.2 to 5.6 GPa, respectively, on a single wafer, providing room for further potential applications while impossible by global stressors e.g. [5].

Electrical characterization was done using a Cascade prober and a HP 4155B Semiconductor Parameter Analyser at room temperature. Fig. 4 represents transfer and transconductance characteristics of a GAA MOSFET with the TEM cross-section in Fig. 1, including 10 triangular <110> Si NWs with $W_{\text{top}}\sim4 \text{ nm}$, under 5.6 GPa uniaxial tensile stress at different V_{DS} . The threshold voltage and low-field electron mobility in the accumulation-regime were extracted using transconductance change [8] and

$I_D/g_m^{0.5}$ [9] methods, respectively, yielding low-field electron mobility of $332 \text{ cm}^2/\text{V}\cdot\text{s}$ at $V_{DS}=100 \text{ mV}$. This corresponds to 32% electron mobility enhancement in comparison to non-strained bulk Si at the same doping level [10], due to the uniaxial tensile stress in the channel. The electron mobility enhancement can be even higher up to ~100% at $>2 \text{ GPa}$ uniaxial tensile stress [11] using excellent channel-dielectric interface. I_{on}/I_{off} ratio is also $\sim 10^5$ at $V_{DS}=1.500 \text{ V}$.

In conclusion, the highest process-based stress record in MOSFETs is represented by elastic local buckling using top-down Si NWs. Significant stress level modulation in the channel from 1.2 to 5.6 GPa on a single wafer is demonstrated for the first time by varying the NW width. The GAA Si NW MOSFET with 5.6 GPa uniaxial tensile stress is characterized and the electron mobility enhancement is reported.

This work is supported by Swiss National Science Foundation (SNSF). Thanks to EPFL-CIME for TEM lamella preparation and TEM observation.

References

- [1] T. Kizuka, Y. Takatani, K. Asaka, R. Yoshizaki, "Measurements of the atomistic mechanics of single crystalline silicon wires of nanometer width", Physical Review B, vol. 72, p. 035333, 2005.
- [2] K. E. Petersen, "Silicon as a mechanical material", Proceedings of IEEE, vol. 70, pp. 420-457, 1982.
- [3] M. Najmzadeh, L. De Michielis, D. Bouvet, P. Dobrosz, S. Olsen, A. M. Ionescu, "Silicon nanowires with lateral uniaxial tensile stress profiles for high electron mobility gate-all-around MOSFETs", Microelec. Eng., vol. 87, pp. 1561-1565, 2010.
- [4] N. Singh et al, "Observation of metal-layer stress on Si nanowires in gate-all-around high-k/metal-gate device structures", IEEE Electron Device Letters, vol. 28, pp. 558-561, 2007.
- [5] P. Hashemi, L. Gomez, M. Canonico, J. L. Hoyt, "Electron transport in Gate-All-Around uniaxial tensile strained-Si nanowire n-MOSFETs", International Electron Devices Meeting, IEDM 2008., pp.1-4, 15-17 Dec. 2008.
- [6] M. Najmzadeh, K. Boucart, W. Riess, A. M. Ionescu, "Asymmetrically strained all-silicon multi-gate n-Tunnel FETs", Solid State Electronics, vol. 54, pp. 935-941, 2010.
- [7] J. P. Colinge et al, "Nanowire transistors without junctions", Nature Nanotechnology, vol. 5, pp. 225-229, 2010.
- [8] H.S. Wong, M. H. White, T. J. Krutsick, R. V. Booth, "Modeling of transconductance degradation and extraction of threshold voltage in thin oxide MOSFET's", Solid-State Electronics, vol. 30, pp. 953-968, 1987.
- [9] G. Ghibaudo, "New method for the extraction of MOSFET parameters", Electronics Letters, vol. 24, p. 543, 1988.
- [10] R. Hull, "Properties of crystalline silicon", INSPEC, 1st ed., 1999.
- [11] M. Chu, Y. Sun, U. Aghoram, S. E. Thompson, "Strain: A solution for higher carrier mobility in nanoscale MOSFETs", Annual Review of Materials Research, vol. 39, pp. 203-229, 2009.

- (100) Unibond SOI
- SOI doping ($P: 1e18 \text{ cm}^{-3}$)
- $\text{SiO}_2/\text{Si}_3\text{N}_4$ hard mask dep.
- HSQ-NW pattern by EBL
- Dry hard mask and Si etch
- Dry oxidation, 925°C , 7 h
- Suspend naked Si NWs by wet Si_3N_4 and SiO_2 etch
- HfO_2/TiN gate stack dep.
- Gate pattern
- S/D doping ($P: 2e20 \text{ cm}^{-3}$)
- Metallization (AlSi-1%)
- Sintering




Fig. 1: Process flow (left), a dense array of elastically buckled GAA Si NWs with 5.6 GPa uniaxial tensile stress in the channel and a triangular cross-section ($W_{top} \sim 4 \text{ nm}$) (right).




Fig. 3: Maximum deflection and uniaxial tensile stress level in the buckled Si NW vs. NW width on the mask. The inset shows actual NW width vs. mask NW width.




Fig. 2: Symmetric Gaussian buckling profiles along 2 μm long GAA Si nanowires with different initial mask nanowire widths.




Fig. 4: Transfer and transconductance characteristics of a GAA nMOSFET with 5.6 GPa uniaxial tensile stress in the NWs ($V_{TH}=0.70 \text{ V}$ at $V_{DS}=100 \text{ mV}$).