# The Pseudo-Exhaustive Test of Sequential Circuits 

Hans-Joachim Wunderlich, Sybille Hellebrand<br>University of Karlsruhe<br>Institute of Computer Design and Fault Tolerance<br>(Prof. Dr. D. Schmid)<br>Postfach 6980, D-7500 Karlsruhe 1<br>Federal Republic of Germany


#### Abstract

: The concept of a pseudo-exhaustive test for sequential circuits is introduced in a similar way as it is used for combinational networks. Instead of test sets one has to apply pseudoexhaustive test sequences of a limited length, which provides well-known benefits as far as fault-coverage, self-test capability and simplicity of test generation are concerned.

Design methods are presented for hardware segmentation which ensure that a pseudo-exhaustive test is feasible. Example circuits show that the presented test-strategy requires less additional silicon area than a complete scan path.


Keywords: Pseudo-exhaustive test, sequential circuits, design for testability.

## 1. Introduction

In [McBo81], [McCl84] the pseudo-exhaustive test has been proposed in order to reduce the costs of test pattern generation and test application. For a primary output o of a combinational circuit, the cone $C_{0}$ is the subcircuit containing all predecessors of o (figure 1). A cone is tested by applying all possible patterns at its primary inputs. The total number of all these patterns is smaller than an exhaustive test, if the cones are sufficiently small.


Figure 1: Cones of outputs $o_{1}$ and $o_{2}$.

An obvious advantage of this test strategy is the high fault coverage, within a cone all combinationally faulty functions are detected. A faulty sequential behavior induced by stuck-open faults can be detected by applying special pattern sequences as described in [WuHe88]. Moreover the pseudo-exhaustive test sets can be generated by special feedback shift-registers [WaMc86], [Aker85], [Udel86], which may be used as a selftest technique or for an external low-cost test. A similar approach is possible for CMOS-faults [WuHe88].

In this paper, we extend the approach to sequential circuits. Using Roth's notation of time frames, a sequential circuit is transformed into a combinational representation [Roth78]. Its size increases linearly with respect to the circuit size if the dataflow graph of the circuit does not contain any cycles ([Wu89], [Kunz89]). Often the data-flow part of the circuit is acyclic by itself, otherwise some flipflops must be included into a partial scan path ([Tris83], [Agra88], [Kunz89]). To obtain a pseudoexhaustive test, we generate a pseudo-exhaustive test set for the combinational representation, and transform these pattern sets into the respective sequences for the original sequential circuit.

A pseudo-exhaustive test of the combinational representation is not applicable, if a primary output depends on a very large number of primary inputs. In the approach presented, this problem is solved by hardware segmentation, where additional segmentation cells are used to logically disconnect some circuit lines in the test mode.

A uniform technique is presented integrating the partial scan design and the segmentation of a sequential network in a similar way as proposed in [HeWu88]. Examples show that the additional silicon area needed for the partial scan path and the segmentation cells together is less than the overhead for a complete scan path. As an additional advantage we have complete fault coverage without expensive test pattern generation.

After this introductory section, we sketch some basic graph theoretical definitions and facts, which are necessary for our way of circuit modeling. In section 3 we present the cells
necessary for the design of pseudo-exhaustively testable circuits. Besides the well-known LSSD-latches, these are the segmentation cells already mentioned. In section 4 we discuss placement-algorithms which make a pseudo-exhaustive test feasible using a minimum number of these cells.

In section 5 we discuss pseudo-exhaustive test sequences. The sequences can be generated by linear feedback shift-registers (LFSR) in a similar way as proposed for combinational networks [BARZ83]. Finally we present some examples.

## 2. Circuit modeling and restrictions

We assume that the sequential circuits are described at gate level, and that the following restrictions are fulfilled:

- The circuits are purely synchronous.
- Only D-flipflops are used.
- The D-flipflops can be augmented according to the rules of either level-sensitive or edge triggered scan-design (LSSD, ETSD).

Such a circuit is modeled by a graph:
Definition 2: A circuit graph $\mathrm{G}:=(\mathrm{V}, \mathrm{E})$ is a directed graph with vertices $V$ and edges $E \subset V^{2}, V:=V_{C} \cup V_{S} \cup I$ is a disjoint union of combinational vertices $\mathrm{V}_{\mathrm{C}}$, sequential vertices $\mathrm{V}_{\mathrm{S}}$ and inputs I.

The outputs of the gates are represented by $\mathrm{V}_{\mathrm{C}}$, the outputs of the flipflops are represented by $\mathrm{V}_{\mathrm{S}}$, and I contains both the primary and the pseudo-primary inputs. The pseudo-primary inputs correspond to the flipflops within the scan-path. An example circuit and its circuit graph are shown in figures 2 and 3 , respectively.


Figure2. Example circuit.
The circuit graph $G=(V, E)$ consists of the nodes $V:=\{P I 1, \ldots$, PI5, K1,..., K8, K11, K12, P01, P02, P03) and the corresponding edges.

The vertices of this circuit graph are partitioned into the three sets
$\mathrm{V}_{\mathrm{C}}=\{\mathrm{K} 1, \mathrm{~K} 3, \mathrm{~K} 4, \mathrm{~K} 7, \mathrm{~K} 8, \mathrm{~K} 11, \mathrm{P} 02, \mathrm{P} 03\}$,
$V_{S}=\{K 2, K 5, K 6, P 01, K 12\}$, and $\mathrm{I}=\{$ PII, PI2, PI3, PI4, PI5 $\}$.


Eigure 3: Circuit graph.
In general, we have $(v, w) \in E$, if node $v$ is input of a component, gate or flipflop with output node $w$. The primary outputs are a subset $\mathrm{O} \subset \mathrm{V}$. For the example circuit, we have $\mathrm{O}:=\{\mathrm{P} 01$, P02, P03).

Definition 2: Let $G:=(\mathrm{V}, \mathrm{E})$ be a circuit graph and $\mathrm{v} \in \mathrm{V}$. $\operatorname{pd}(\mathrm{v}):=\{\mathrm{w} \in \mathrm{V} \mid(\mathrm{w}, \mathrm{v}) \in \mathrm{E}\}$ is the set of direct predecessors of v , and $\mathrm{sd}(\mathrm{v}):=\{\mathrm{w} \in \mathrm{V} \mid(\mathrm{v}, \mathrm{w}) \in \mathrm{E}\}$ is the set of direct successors.

Definition 3: A circuit graph $\mathrm{G}:=(\mathrm{V}, \mathrm{E})$ is called consistent, if $\mathrm{I}=\{\mathrm{v} \in \mathrm{V} \mid \mathrm{pd}(\mathrm{v})=\emptyset\}$.

We only deal with consistent circuit graphs.
Definition 4: Let $\mathrm{u}, \mathrm{v} \in \mathrm{V}$. A path $\omega$ from u to v is a sequence of vertices $\mathrm{k}_{0}, \ldots, \mathrm{k}_{\mathrm{n}}$, with $\mathrm{k}_{0}=\mathrm{u}, \mathrm{k}_{\mathrm{n}}=\mathrm{v}$ and $\left(\mathrm{k}_{\mathrm{i}-1}, \mathrm{k}_{\mathrm{i}}\right) \in \mathrm{E}$ for $i=1, \ldots, n . n$ is called the length $\mathfrak{L}(\omega)$. If $k_{0}=k_{n} \omega$ is called a cycle.

Definition 5: Let $G:=(V, E)$ be a circuit graph, let $v \in V$. $p(v):=\{w \in V \mid$ there is a path from $w$ to $v\}$ is the set of predecessors of $\mathrm{v}, \mathrm{s}(\mathrm{v}):=\{\mathrm{w} \in \mathrm{V} \mid$ there is a path from v to w$\}$ the set of successors.

Only the topology of the storage elements $\mathrm{V}_{\mathrm{S}}$ determines the test length. It is described by the so-called S-graph:

Definition 6: Let $\mathrm{G}^{\mathrm{Ci}}:=\left(\mathrm{VCl}_{, ~} \mathrm{E}^{\mathrm{Ci}}\right)$ be a circuit graph with $\mathrm{VCi}^{\mathrm{Ci}}:=\mathrm{V}_{\mathrm{C}}^{\mathrm{Ci}} \cup \mathrm{V}_{\mathrm{S}}^{\mathrm{Ci}} \cup \mathrm{I}^{\mathrm{Ci}}$ and $\mathrm{O}^{\mathrm{Ci}}$. Its $S$-graph $\mathrm{G}^{\mathrm{S}}:=\left(\mathrm{V}^{\mathrm{S}}, \mathrm{E}^{\mathrm{S}}\right)$ is defined by:
a)
$V^{s}:=O^{C i} \cup V_{S}^{C i} \cup I{ }^{C i}$
b) $\quad E^{S}:=\left\{(v, w) \in V^{S} \times V^{S} \mid\right.$ There is a path $\omega$ from $v$ to $w$ in $\mathrm{G}^{\mathrm{Ci}}$, and $\left.\omega \cap \mathrm{VS}^{=}=\{\mathrm{v}, \mathrm{w}\}\right\}$

Figure 4 shows the S -graph corresponding to the circuit graph of figure 3.

## Paper 2.2



Eigure 4: s-graph.
The approach presented is valid for circuits, where the S-graph does not contain any cycles. Every S-graph can be made acyclic by integrating some of the flipflops into an incomplete scanpath. For instance, if in the example circuit flipflop K12 were a scan path element, then the resulting circuit graph would be acyclic (figure 5).


Figure 5: Acyclic circuit graph.
The pseudo-exhaustive test of sequential circuits requires the application of pattern sequences instead of single patterns. Using Roth's notation of time-frames, copies of the combinational part of the circuit are generated, and the number of time-frames corresponds to the length of the test sequences. We modify this approach, such that at each time step we only copy the small part of the combinational circuit that is actually needed for fault detection. In order to describe our solutions exactly, some more graph-theoretical definitions are required:

Definition 7: Let $\mathrm{G}:=(\mathrm{V}, \mathrm{E})$ be an acyclic graph, let $\mathrm{v} \in \mathrm{V}$ be a node. $\mathrm{ff}(\mathrm{v}):=\max \{[(\omega) \mid \omega$ is a path in G with end point v$\}$ is called forward-rank of v , and $\mathrm{rb}(\mathrm{v}):=\max \{\mathcal{L}(\omega) \mid \omega$ is a path in G with start point v ) is called backward-rank.

Definition 8: Let $\mathrm{G}:=(\mathrm{V}, \mathrm{E})$ be an acyclic graph. The rank of $G$ is defined by $\operatorname{rank}(G):=\max _{\mathrm{v} \in \mathrm{V}}\{\mathrm{rf}(\mathrm{v})\}=\max _{\mathrm{v} \in \mathrm{V}}\{\mathrm{rb}(\mathrm{v})\}$.

Definition 9: Let $\mathrm{G}:=(\mathrm{V}, \mathrm{E})$ be an S -graph with sequential nodes $V_{S}$, outputs $O$ and inputs $I$. Its back-trace function $P$ is $\mathrm{P}: \mathscr{P}\left(\mathrm{V}_{\mathbf{S}} \cup \mathrm{I}\right) \rightarrow \mathscr{P}\left(\mathrm{V}_{\mathbf{S}} \cup \mathrm{I}\right) ; \mathrm{P}(\mathrm{W}):=\bigcup_{\mathrm{W} \in \mathrm{W}} \mathrm{pd}(\mathrm{w})$.

The nodes of a subset $\mathrm{W}^{\mathrm{r}} \subset \mathrm{V}$ have defined values at time step t , if the nodes $\mathrm{W}^{\mathrm{r}-1}:=\mathrm{P}\left(\mathrm{W}^{\mathrm{t}}\right)$ have defined values at time step $\mathrm{t}-1$, and we can use this notation for state back-tracing.

Observation 1: Let $\mathrm{G}:=(\mathrm{V}, \mathrm{E})$ be an acyclic S -graph with $\operatorname{rank}(\mathrm{G})=\mathrm{r}$. Then $\mathrm{P}^{\mathrm{r}}\left(\mathrm{V}_{\mathrm{S}} \cup \mathrm{I}\right) \subset \mathrm{I}$.

Corollary: Every state is reachable within r steps, if it is reachable at all.

Definition 10: Let $\mathrm{G}^{\mathrm{S}}:=\left(\mathrm{V}^{\mathrm{S}}, \mathrm{E}^{\mathrm{S}}\right)$ be an acyclic S -graph with rank r , and let $\mathrm{GCi}^{\mathrm{Ci}}:=\left(\mathrm{V}^{C i}, \mathrm{ECi}^{\mathrm{Ci}}\right)$ be its circuit graph. Set
$W^{r}:=\left\{v \in V^{S} \mid \operatorname{sd}(v) \cap O \neq \varnothing\right.$ in $\left.G^{S}\right\}$,
$\mathrm{V}^{\mathrm{r}}:=\left\{\mathrm{v} \in \mathrm{V}^{C i} \mid \exists \mathrm{u}_{0} \in \mathrm{~W}^{\mathrm{r}} \exists \mathrm{u}_{1} \in \mathrm{O}\right.$ ( v is member of a path $\omega$ from $u_{0}$ to $u_{1}$ and $\left.\left.\omega n V^{S}=\left\{u_{0}, u_{1}\right\}\right)\right\} \cup W^{r} \cup O$,
and for $0 \leq \mathrm{t}<\mathrm{r}$ :
$W^{t}:=P\left(W^{t+1}\right)$,
$V^{t}:=\left\{v \in V^{C i} \mid \exists u_{0} \in W^{t} \exists u_{1} \in W^{t+1}\left(v \neq u_{1}\right.\right.$ is member of a path $\omega$ from $u_{0}$ to $u_{1}$ and $\left.\left.\omega n V^{S}=\left\{u_{0}, u_{1}\right]\right)\right\} \cup W^{t}$.

The combinational representation of $\mathrm{G}^{\mathrm{Ci}}$ is the graph
$\overline{\mathrm{G}}:=(\overline{\mathrm{V}}, \overline{\mathrm{E}})$, where
$\overline{\mathrm{V}}:=\bigcup_{0 \leq \mathrm{L} \leq \mathrm{r}} \mathrm{V}^{\mathrm{t}} \times(\mathrm{t})$
$\overline{\mathrm{E}}:=\bigcup_{0 \leq \leq \leq \mathrm{r}}\left\{((\mathrm{x}, \mathrm{t}),(\mathrm{y}, \mathrm{t})) \mid(\mathrm{x}, \mathrm{y}) \in \mathrm{V}^{\mathrm{t}} \times \mathrm{V}^{\mathrm{t}} \cap \mathrm{E}\right\} \cup$

$$
\bigcup_{0 \leq \leq \leq r}\left\{((x, t),(y, t+1)) \mid x \in V^{t} \wedge y \in W^{l+1} \wedge(x, y) \in E\right\}
$$

and
$\overline{\mathrm{V}}_{\mathrm{C}}:=\bigcup_{0 \leq \Delta \leq \mathrm{S}}\left\{(\mathrm{x}, \mathrm{t}) \in \overline{\mathrm{V}} \mid \mathrm{x} \in \mathrm{V}_{\mathrm{C}}^{\mathrm{Ci}} \cup \mathrm{v}_{\mathrm{S}}^{\mathrm{Ci}}\right\}$,
$\overline{\mathrm{I}}:=((\mathrm{x}, \mathrm{t}) \in \overline{\mathrm{V}} \mid \mathrm{x} \in \mathrm{I})$,
$\overline{\mathrm{O}}:=\{(0, r) \mid 0 \in \mathrm{O}\}$.
It should be noted, that all flipflops are mapped to combinational buffers. For the example circuit graph of figure 5 the combinational representation is shown in figure 6. This straightforward construction provides our basic theorem:

Theorem 1: Let $\mathrm{G}:=(\mathrm{V}, \mathrm{E})$ be an acyclic circuit graph, with rank r , and let $\overline{\mathrm{G}}:=(\overline{\mathrm{V}}, \overline{\mathrm{E}})$ be its combinational representation. A pattern sequence $\ll b_{i}^{t} \in\{0,1\} \mid i \in I>10 \leq t \leq r>$ detects a given fault of a node $v \in V$ exactly at time $r$, if and only if in $\bar{G}$ the corresponding multiple fault of the nodes $(\mathrm{v}, \mathrm{t}), 0 \leq \mathrm{t} \leq \mathrm{r}$ if defined, is detected by the pattern $\left\langle b_{i}^{\mathrm{t}} \mid(\mathrm{i}, \mathrm{t}) \in \overline{\mathrm{I}}\right\rangle$.


Eigure 6: Combinational representation.
If a cone $\mathrm{C}_{0}$ of the combinational representation has $\ell$ primary inputs, it is tested exhaustively by $2^{\ell}$ patterns. Each pattern is mapped to a sequence of the maximal length r in the original circuit. Thus the length of the pseudo-exhaustive test sequence is bounded by $\mathrm{r} \cdot 2^{\ell}$. In section 5 we discuss some further compactions.

This approach is applicable to all fault models concerning the combinational function of a single or of multiple nodes. If the design is irredundant, a complete fault coverage is obtained. Faults affecting the topology of the S-graph are not guaranteed to be detected. Bridges might connect various cones, and they are hard to detect in purely combinational circuits, too [ArMc84].

## 3. Devices supporting the pseudo-exhaustive test

A pseudo-exhaustive test is only feasible, if the corresponding S -graph is acyclic, and if each cone of the combinational representation only has a limited number of inputs. The first condition can be satisfied by integrating some flipflops or latches into a partial scan path $P$ extending the well-known LSSD-rules [EiWi77]. This results in the circuit structure of figure 7. In order to keep the hardware overhead small, the size of $P$ should be minimal.


Figure 7: Partial scan design.
In order to fulfill the second requirement, some nodes within the sequential network have to be cut such that they are directly accessible. This way new pseudoprimary inputs $p_{i}$ and outputs po are introduced to replace a cut node $v$ (figure 8).


Figure 8: Cut of a node $\mathbf{v}$.
If node v corresponds to a latch in the original network, it is cut easily by its integration into the partial scan path. For the general case multiplexer partitioning has been proposed originally [McBo81], which has some serious drawbacks with regard to area, speed, test control, and fault coverage [HeWu88]. They are avoided by the use of segmentation cells (figure 9).


Figure 2: Hardware segmentation by special cells.
In [Bhat86] unmodified latches have been proposed for segmentation purposes. But this alters the clocking scheme, and the speed of the entire circuit is slowed down. For this reason, we use the more sophisticated cell shown in figure 10. In system mode $\mathrm{S}=1$ is asserted so that D and Q are directly connected. For $\mathrm{S}=0$ the cell works like the usual LSSD L1(L2*)-latch with data-input D, clock CLK, shift input SDI and shift-clock $\mathrm{A}(\mathrm{B})$.


Eigure 10: Segmentation cell.
These cells are added to the partial scan path, but they do not affect the system operation of the circuit (figure 11).


Figure 11: Integrating segmentation and scan design.
In the next section, we discuss how to place the directly accessible latches and segmentation cells.

## 4. Design algorithms

The following modifications of a design are required to realize a pseudo-exhaustive test strategy:
a) A small number of latches must be integrated into a partial scan path in order to obtain an acyclic S-graph.
b) A minimal number of lines within the original circuit must be cut, in order to obtain small sets of inputs of the cones within the combinational representation. Since the integration of an existing latch into the scan path requires less hardware overhead than adding a new segmentation cell, cutting nodes corresponding to latches is given preference.

Now we want to describe these tasks in graph theoretical terms.
Definition 11: Let $\mathrm{v} \in \mathrm{V}$. The cut of $\mathrm{G}:=(\mathrm{V}, \mathrm{E})$ in v is the graph $G_{(v)}:=\left(V_{[v]}, E_{(v)}\right)$, where
$\mathrm{V}_{(\mathrm{v})}:=\left(\mathrm{p}_{\mathrm{i}}, \mathrm{p}_{\mathrm{o}}\right) \cup \mathrm{V}(\mathrm{v}), \mathrm{p}_{\mathrm{i}}, \mathrm{p}_{\mathrm{o}} \notin \mathrm{V}$
$E_{[v]}:=\left\{(x, y)\left(x=p_{i} \wedge(v, y) \in E\right) \vee\left(y=p_{0} \wedge(x, v) \in E\right)\right\}$ $\cup E \backslash((x, y) \mid x=v \vee y=v\}$.

One easily verifies that for $\mathrm{v}, \mathrm{w} \in \mathrm{V}$ the cuts are independent of their order, $\mathrm{G}_{[\mathrm{v})(\mathrm{w}]}=\mathrm{G}_{(\mathrm{w})(\mathrm{v}]}$. Thus we can define:
Definition 12: Let $\mathrm{W}:=\left\{\mathrm{w}_{1}, \ldots, \mathrm{w}_{\mathrm{m}}\right\} \subset \mathrm{V}$. The cut of $\mathrm{G}(\mathrm{V}, \mathrm{E})$ along $W$ is the graph $\mathrm{G}_{\mathrm{W}}:=\left(\mathrm{V}_{\mathrm{W}}, \mathrm{E}_{\mathrm{W}}\right):=\mathrm{G}_{\left\{\mathrm{w}_{1}\right\} \ldots\left\{\mathrm{w}_{\mathrm{m}}\right\} \text {. }}$

The subproblem to generate acyclic S-graphs can now be stated as follows:

Problem FBN(Feedback Node): Let $\mathrm{G}=(\mathrm{V}, \mathrm{E})$ be an Sgraph. Find a set $\mathrm{W} \subset \mathrm{V}$ of minimal cardinality such that $\mathrm{G}_{\mathrm{W}}=$ $\left(\mathrm{V}_{\mathrm{W}}, \mathrm{E}_{\mathrm{W}}\right)$ is acyclic.

FBN is known to be np-complete [Karp72], and heuristics are used in order to obtain good, suboptimal solutions. Let $\mathrm{Z}_{\mathrm{G}}$ be the set of all elementary cycles of $G$. For each cycle $z \in Z_{G}$, we define $n(z):=\{v \in V \mid v \in z\}$, the set of all nodes of $z$. Now the scan selection problem is divided into two subproblems:
i) For the S-graph $\mathrm{G}=(\mathrm{V}, \mathrm{E})$, create the set of all elementary cycles $Z_{G}$, i. e. all cycles, where each node only appears once.
ii) Set $H:=\bigcup_{z \in Z_{G}} n(z)$. Find a set $W \subset H$ of minimal cardinality, such that $\forall \mathrm{z} \in \mathrm{Z}_{\mathrm{G}} \mathrm{W} \cap \mathrm{n}(\mathrm{z}) \neq \emptyset$.

These are standard-problems of graph-theory, and there are well-known solutions. The implemented algorithms are based on methods described in [ChKo75], [John75], and additional heuristics are used. Alternatingly we select a bounded set $Z_{G}{ }^{\prime}$ of elementary cycles, solve the hitting set problem ii), and select another bounded $Z_{G}$.

The solution of subproblem b) is more complicated. First we explain how to segment purely combinational circuits, and then we extend this approach to general combinational representations.

Definition 13: Let $\overline{\mathrm{G}}=(\overline{\mathrm{V}}, \overline{\mathrm{E}})$ be a combinational representation, and let $\mathrm{v} \in \overline{\mathrm{V}}$. The natural number $\mathrm{d}(\mathrm{v}):=\| \mathrm{I} \cap \mathrm{p}(\mathrm{v}) \mid$ is called the dependence level of v .

Now we can state the segmentation problem of combinational circuits exactly:

Problem OCS (Optimal Circuit Segmentation): Let G := $(V, E)$ be a circuit graph of a combinational circuit, and $l \in \mathbb{N}$. Is there a set $W \subset V$ of size $k \leq I V \mid$ such that all vertices $v \in V_{W}$ in $\mathrm{G}_{\mathrm{W}}:=\left(\mathrm{V}_{\mathrm{W}}, \mathrm{E}_{\mathrm{W}}\right)$ have dependence level at most $\ell$, i. e. $\mathrm{d}(\mathrm{v}) \leq \ell$ in Gw?

For any cut along $\mathrm{W}, \mathrm{d}(\mathrm{v}) \leq \ell$ in $\mathrm{G}_{\mathrm{W}}$ can be checked in nearly linear time. Generating and checking all $2^{\mid \mathrm{VI\mid}}$ cuts would take ex-
ponential effort. Unfortunately, we cannot expect an algorithm of a better worst case complexity, since OCS is np-complete for $\ell>2$. A complex proof of this theorem is found in [Bhat86], a shorter reduction in [HeWu89].

As OCS is np-complete, we refrain from looking for minimal solutions, but present some efficient heuristics. Dealing with general combinational representations is even more complex, since one physical cut of the circuit corresponds to multiple cuts in various time frames.

Definition 14: Let $\overline{\mathrm{G}}=(\overline{\mathrm{V}}, \overline{\mathrm{E}})$ be a combinational representation, and let $\overline{\mathrm{v}}:=(\mathrm{v}, \mathrm{t}) \in \overline{\mathrm{V}}$. The relevant time steps of v are in set $\mathrm{T}(\mathrm{v}):=\{\mathrm{d}(\mathrm{v}, \mathrm{d}) \in \overline{\mathrm{V}}\}$. The equivalent node set of v is $\mathrm{Q}(\mathrm{v}):=$ $\{(w, d) \in \overline{\mathrm{V}} \mid \mathrm{w}=\mathrm{v}) \subset \overline{\mathrm{V}}$.

Now we can formulate the general segmentation problem:
Problem OCRS: Let $\mathrm{G}:=(\mathrm{V}, \mathrm{E})$ be an acyclic circuit graph, let $\overline{\mathrm{G}}=(\overline{\mathrm{V}}, \overline{\mathrm{E}})$ be its combinational representation, and let $\ell \in \mathbb{N}$. Is there a set $\mathrm{W} \subset \mathrm{V}$ of size $\mathrm{k} \leq I \mathrm{~V} \mid$, such that all vertices
have dependence level at most $\ell$, i.e. $\mathrm{d}(\mathrm{v}) \leq \ell$ in $\overline{\mathrm{G}} \underset{w \in \mathbb{W}}{ } \mathrm{Q}(\mathrm{w})$ ?
We use some heuristics for an approximative solution of OCRS applying well-known methods, since OCRS is an instance of a general combinatorial optimizing problem:

CO (Combinatiorial Optimization): Let $\mathbb{Z}$ be a set of states, $\mathbb{Z}^{*} \subset \mathscr{Z}$ be a set of admissible states, and let $\mathrm{k}: \mathscr{Z} \rightarrow \mathbb{R}$ be a cost function. Find an admissible state $Z \in \mathbb{E}^{*}$ with minimal costs $\mathrm{k}(\mathrm{Z})=\min \left(\mathrm{k}(\mathrm{X}) \mid X \in \mathbb{Z}^{*}\right\}$.

For OCRS the set of states is $\mathbb{Z}:=\mathscr{P}(\mathrm{V})$, since every $\mathrm{Z} \subset \mathrm{V}$ determines a set of cuts with resulting graph

$$
\overline{\mathrm{G}}_{z \in \mathrm{Z}}^{\cup} \mathrm{Q}(z)=\left(\overline{\mathrm{V}}_{z \in \mathrm{Z}}^{\cup} \mathrm{Q}_{\mathrm{z}}\right) \overline{\bar{E}}_{\underset{z \in Z}{ }}^{\cup} \mathrm{Q}(z) .
$$

The admissible states are

$$
\mathbb{Z}^{*}:=\left\{\mathrm{Z} \in \mathscr{Z} \mid \forall \mathrm{v} \in \overline{\mathrm{~V}}_{\mathrm{z} \in \mathrm{Z}} \mathrm{Z}_{\mathrm{Z})}\left(\mathrm{d}(\mathrm{v}) \leq \ell \text { in } \overline{\mathrm{G}}_{\mathrm{z} \in \mathrm{Z}} \mathrm{Q}(\mathrm{z})\right)\right\} .
$$

The cost function $\mathrm{k}: \mathbb{Z} \rightarrow \mathbb{R}, \mathrm{k}(\mathrm{Z}):=|\mathrm{Z}|$, corresponds to the necessary number of segmentation cells.

We define a heuristical function $\mathrm{h}: \mathbb{Z} \rightarrow \mathbb{R}$ to evaluate states:

$$
\begin{aligned}
& h(Z):=\sum_{v \in V^{\prime}} \ln (d(v)), \\
& \text { where } V^{\prime}:=\left\{v \in \bar{V}_{z \in \mathbb{Z}} Q_{(z)} \mid d(v)>\ell \text { in } \bar{G}_{z \in Z} Q(z)\right\} .
\end{aligned}
$$

This function is an estimation of the number of vertices which have to be cut in the combinational representation. We assume an enumeration $\left\langle\mathrm{v}_{1}, \ldots, \mathrm{v}_{\mathrm{n}}>\right.$ of $\overline{\mathrm{V}}$ with $\mathrm{v}_{\mathrm{i}} \in \mathrm{pd}\left(\mathrm{v}_{\mathrm{j}}\right) \Rightarrow \mathrm{i}<\mathrm{j}$.

Definition 15: Let $\overline{\mathrm{G}}=(\overline{\mathrm{V}}, \overline{\mathrm{E}})$ be a combinational representation, and let $v \in \overline{\mathrm{~V}}$. The cone $\mathrm{C}(\mathrm{v})$ of v is the subgraph $\mathrm{C}(\mathrm{v}):=$ $\left(p(v) \cup(v),(p(v) \cup\{v\})^{2} \cap \overline{\mathrm{E}}\right)$.

Definition 16: Let $\overline{\mathrm{G}}=(\overline{\mathrm{V}}, \overline{\mathrm{E}})$ be a combinational representation, and $\ell \in \mathbb{N}$. The first violation $f v \in \overline{\mathrm{~V}}$ is the node $f v=\mathrm{v}_{\mathrm{i}}$, where $\mathrm{i}:=\min \left\{\mathrm{j} \mid \mathrm{d}\left(\mathrm{v}_{\mathrm{j}}\right)>\ell\right\}$.

We construct a search graph $\mathscr{S}=(\mathscr{E}, \mathcal{E})$, where the nodes $\mathrm{Z} \in \mathscr{Z}$ $=\mathscr{P}(\mathrm{V})$ define cuts in the sequential network, and an edge $\left(\mathrm{Z}_{1}, \mathrm{Z}_{2}\right) \in \mathcal{E}$ exists if and only if
a) $f v \in W_{Z 1}$ is the first violation in $\overline{\mathrm{G}} \underset{\mathrm{z} \in \mathrm{Z}_{1}}{\cup} \mathrm{Q}(\mathrm{z})^{\prime}$
b) $Z_{2}:=Z_{1} \cup(v)$, where $Q(v) \cap p(f v) \neq \varnothing$ and $h\left(Z_{1} \cup\{v\}\right)$ is minimal.

The search is started at $Z_{0}=\emptyset$. One branches from $Z$ to a $Z_{1} \in$ $\{\bar{Z}(Z, Z, Z) \in \mathcal{E}\}$, preferably cutting lines corresponding to latches or flipflops in order to reduce the hardware overhead, until an admissible state Z is reached. The results of this process are presented in section 6.


Figure 12: Example for $\ell=3$.
For the example circuit of figure 2 and $\ell=3$, the algorithm needs two steps to determine a solution for OCRS. This is illustrated in figure 13 showing the combinational representation of the circuit with an enumeration according to the signal flow. In the first step, node 14 is the first violation and the two equivalent nodes 12 and 13 are chosen to be cut. In the second step the first violation is node 22 and the algorithm decides to cut node 20 . Nodes 12 and 13 correspond to node K2 in the original circuit and node 20 corresponds to K7. As both K2 and K7 are flip-flops, they simply have to be integrated into the partial scan path.

## Paper 2.2

24


Eigure 13: Steps of the segmentation algorithm for the example circuit of figure 2.

Since K12 has been cut before to guarantee an acyclic S-graph, there are altogether 3 of 5 flip-flops in the partial scan path. Figure 14 shows the resulting circuit.


Figure 14: Resulting circuit after integration of a partial scan path and segmentation.

## 5. Pseudo-exhaustive test sequences

A considerable amount of work has already been done in investigating the generation of pseudo-exhaustive test sets for combinational circuits. Dependence-matrices [HiSi82], linear sums [Aker85], cyclic codes ([TaCh84], [WaMc86]) and special polynomials for linear feedback shift-registers [BARZ83] have been proposed. They are all applicable to combinational representations, and only little effort is needed to transform them into pseudo-exhaustive test sequences. Each pattern $p:=\left\langle b_{i} \in\{0,1\}\right|$
$\mathrm{i} \in \overline{\mathrm{I}}>$ of the combinational representation corresponds to a pattern sequence. We remember $\overline{\mathrm{I}} \subset \mathrm{I} \times \mathrm{T}$, hence the sequence is $S(p):=\left\langle\left\langle b_{j}^{t} \in\{0,1\} \mid j \in I \wedge t \in T(j)\right\rangle \mid t \in T\right\rangle$.

It should be noted, that not for the entire set $\mathrm{I} \times \mathrm{T}$ values are defined in $\mathrm{S}(\mathrm{p})$. This can be used for pattern compaction.

A further compaction is possible, if some sequences have common parts, e. g. the last patterns of sequence $S\left(p_{1}\right)$ are identical to the first of $S\left(p_{2}\right)$. These merged sequences can be generated with the help of cyclic codes by feedback shift registers, supporting a low-cost external test or a self-test. The details are beyond the scope of this paper, which aims at establishing a linear bound on the length of the pseudo-exhaustive test sequence.

Let $\mathrm{O} \subset \mathrm{V}$ be the set of primary and pseudo-primary outputs of the sequential network. Each output function of $o \in O$ is tested by at most $2^{\ell}$ patterns in the combinational representation. Hence the size of the pseudo-exhaustive test set is bounded by $101 \cdot 2^{2}$. Each pattern is mapped to a sequence of at most length $\mathrm{r}:=$ $\operatorname{rank}(\mathrm{G})$, hence the entire pseudo-exhaustive test sequence is bounded by $\mathrm{r} \cdot \mathrm{OO} \cdot 2^{2}$.

## 6. Examples

We discuss three examples: the operation unit of the signal processor (SP) proposed in [Blan84], a multiplier presented in [Gutb88], and a PROLOG-coprocessor (PP) [Habe87].

| Circuit | Inputs | Outputs | Gates | Flipflops |
| :---: | :---: | :---: | :---: | :---: |
| SP | 83 | 55 | 1675 | 239 |
| MU | 43 | 26 | 993 | 183 |
| PP | 36 | 73 | 1428 | 136 |

Table 1: Circuit characteristics.
The unmodified circuits are very hard to test, which is proven with the help of the program LASAR [LASA85]. Fault coverages obtained after 3600 seconds of computing time are listed below.

| PP | MU | SP |
| :---: | :---: | :---: |
| $11.2 \%$ | $9.8 \%$ | $8.7 \%$ |

Table 2: Fault coverage by LASAR after 1 h of computing time.
First, we have selected a small number of flipflops in order to obtain acyclic S-graphs (table 3).

| PP | MU | SP |
| :---: | :---: | :---: |
| $28(20.6 \%)$ | $72(39.3 \%)$ | $41(17.2 \%)$ |

Table 3: Number and percentage of flipflops in a partial scan path in order to obtain an acyclic S-graph.

For these modified circuits, we have generated the combinational representation. The representations have been segmented by the algorithms described, where the maximal number of inputs to a cone has been varied from $\ell=20$ to $\ell=12$. The required test sizes are between some millions and a few thousands of patterns, which is competitive with a usual deterministic test.

In the table below we distinguish between cuts of flipflops resulting in additional scan path elements and other cuts requiring more expensive segmentation cells.

| $\ell=20$ | PP | MU | SP |
| :--- | :---: | :---: | :---: |
| \# segmentation cells | 3 | 7 | 5 |
| \# additonal flipflops <br> in the scan path | 6 | 6 | 72 |
| \# overall flipflops in the <br> scan path (percentage) | 34 <br> $(25 \%)$ | 78 <br> $(43 \%)$ | 113 <br> $(47 \%)$ |


| $\ell=16$ | PP | MU | SP |
| :--- | :---: | :---: | :---: |
| \# segmentation cells | 6 | 4 | 9 |
| \# additonal flipflops <br> in the scan path | 12 | 13 | 95 |
| \# overall flipflops in the <br> scan path (percentage) | 40 <br> $(29 \%)$ | 85 <br> $(46 \%)$ | 136 <br> $(57 \%)$ |


| $\ell=12$ | PP | MU | SP |
| :--- | :---: | :---: | :---: |
| \# segmentation cells | 23 | 24 | 16 |
| \# additonal flipflops <br> in the scan path | 22 | 30 | 131 |
| \# overall flipflops in the <br> scan path (percentage) | 50 <br> $(37 \%)$ | 102 <br> $(56 \%)$ | 172 <br> $(72 \%)$ |

Table 4: Necessary number of segmentation cells and number of flipflops in the partial scan path, in order to make the circuits pseudo-exhaustively testable.

Table 4 shows significant savings of silicon area compared with the conventional complete scan design. The exact quantification depends on the layout of the used LSSD- and segmentationcells. A rough estimation shows savings of approximately $50 \%$ for $\ell=20$ and $\ell=16$. But even for $\ell=12$, the hardware
overhead is competitive with a conventional scan design, since the larger number of segmentation cells is balanced by the shorter partial scan path.

In all cases the advantages are obvious:

- Complete fault coverage with respect to the usual fault models;
- No expensive test pattern generation;
- Simple test application.

Also with respect to the number of necessary segmentation cells the partial scan design is in most cases superior to the complete scan path. This is due to the fact that the integration of a complete scan path in general does not provide a pseudoexhaustively testable circuit. Additional segmentation cells are necessary. Table 5 shows the number of segmentation cells required for an efficient pseudo-exhaustive test based on a complete and on a partial scan design.

| $\ell=20$ | PP | MU | SP |
| :--- | :---: | :---: | :---: |
| partial scan path | 3 | 7 | 5 |
| complete scan path | 9 | 4 | 4 |


| $\ell=16$ | PP | MU | SP |
| :--- | :---: | :---: | :---: |
| partial scan path | 6 | 4 | 9 |
| complete scan path | 14 | 7 | 10 |


| $\ell=12$ | PP | MU | SP |
| :--- | :---: | :---: | :---: |
| partial scan path | 23 | 24 | 16 |
| complete scan path | 40 | 11 | 56 |

Table 5: Number of necessary segmentation cells using complete and partial scan design, respectively.

In most cases the additonal number of segmentation cells increases, if all flipflops are integrated into a complete scan path.

## 7. Conclusions

The new concept of a pseudo-exhaustive test of sequential circuits has been introduced. Some flipflops and latches are integrated into an incomplete scan path, such that each possible state of the circuit is reachable within a few steps. Some more flipflops and some new segmentation cells are added to the partial scan path in order to make a pseudo-exhaustive test feasible. Algorithms have been presented for placing these devices automatically. Moreover it has been shown how to transform a pseudo-exhaustive test set into a pseudo-exhaustive test sequence of a similar size.

The analyzed examples show that a conventional complete scan path without additional testability features requires more hardware overhead than the presented test strategy which retains all the known benefits of a pseudo-exhaustive test.

## Literature

Agra88 Agrawal, V.D.; Cheng, K.; Johnson, D.D.; Lin, T., Designing Circuits with Partial Scan,
IEEE Design \& Test of Computers, April 1988
Aker85 Akers,S.B.,
On the Use of Linear Sums in Exhaustive Testing,
Proceedings International Symposium on Fault Tolerant Computing, FTCS-15, 1985

ArMc84 Archambeau, E.C.; McCluskey, E.J., Fault Coverage of Pseudo-Exhaustive Testing, Proceedings International Symposium on Fault Tolerant Computing, FTCS-14, 1984

BARZ83 Barzilai,Z.; Coppersmith,D.; Rosenberg,A.L., Exhaustive Generation of Bit Patterns with Applications to VLSI Self-Testing,
IEEE Trans. on Comp., Vol. c-32, No. 2, Feb. 1983

Bhat86 Bhatt, S. N.; Chung, F. R. K.; Rosenberg, A. L., Partitioning Circuits for Improved Testability, Advanced Research in VLSI: proceedings of the 4-th MIT conference, April 7-9, 1986

Blan84 LeBlanc, J. J.,
LOCST: A Built-in Self-Test Technique, IEEE Design \& Test, Vol. 1, No. 4, 1984
ChKo75 Christofides, N.; Korman, S.,
A Computational Survey of Methods for the Set Covering Problem; in: Management Science, Vol. 21, No. 5, Jan. 1975
EiWi77 Eichelberger, E.B.,Williams, T.W.:
A Logic Design Structure for LSI Testability Proceedings 14th Design Automation Conference, June1977
Gutb88 Gutberlet, P.,
Entwurf eines schnellen Matrizen-Multiplizierers; Diploma Thesis at the Institute of Computer Design and Fault Tolerance, University of Karlsruhe, FRG, 1988

Habe87 Haberl, O.,
Entwurf und Implementierung eines PROLOGPreprozessors als Standardzellen-Chip mit dem Entwurfssystem VENUS; Diploma Thesis at the Institute of Computer Design and Fault Tolerance, University of Karlsruhe, FRG, 1987

HeWu88 Hellebrand, S.; Wunderlich, H.-J.,
Automatischer Entwurf vollständig testbarer
Schaltungen;
Proceedings der 18. Jahrestagung der Gesellschaft
für Informatik, Hamburg 1988, Informatik-
Fachberichte 188, Springer-Verlag

HeWu89 Hellebrand, S.; Wunderlich, H.-J.,
Tools and Devices Supporting the Pseudo-
Exhaustive Test submitted

HiSi82 Hirose, F.; Singh, V.,
McDDP, A Program for Partitioning Verification Testing Matrices
CRC Technical Report No. 81-13, Stanford, 1982
John75 Johnson, D.B.
Finding all the Elementary Circuits of a Directed
Graph; SIAM J. Comput., Vol. 4, No. 1, March 1975
Karp72 Karp, R.M.,
Reducibility among Combinatorial Problems,
in : R. E. Miller and J. W. Thatcher (eds.),
Complexity of Computer Computations, Plenum Press, New York, 1972
Kunz89 Kunzmann, A.,
Test synchroner Schaltwerke auf der Basis partieller Prüfpfade; Ph. D. Thesis at the Institute of Computer Design and Fault Tolerance, University of Karlsruhe, FRG, 1989

LASA85 ETS LASAR Users Guide, Vers. 4.7, November 1985

McBo81 McCluskey, E.J.; Bozorgui-Nesbat, S.,
Design for Autonomous Test
IEEE Trans. on Comp., Vol. C-30, No. 11, 1981
McCl84 McCluskey,E.J.,
Verification Testing - A Pseudoexhaustive Test Technique
IEEE Trans. on Comp., Vol. C-33, No.6, June 1984

Roth78 Roth, J.P.,
Sequential Test Generation; Technical Disclosure Bulletin, IBM, Jan. 1978

TaCh84 Tang,D.T., Chen,C.-L., Logic Test Pattern Generation Using Linear Codes, IEEE Trans. on Comp., Vol. c-33, No. 9, Sep. 1984

Tris83 Trischler, E., Testability analysis and incomplete scan path, Proc. ICCAD 1983

Udel86 Udell, J.G., Jr., Test Set Generation for Pseudo-Exhaustive BIST, Proceedings International Conference on Computer Aided Design, 1986

WaMc86 Wang, L.-T.; McCluskey, E.J., Circuits for Pseudo-Exhaustive Test Pattern Generation Proc. 1986 International Test Conference
Wu89 Wunderlich, H.-J.,
The Design of Random-Testable Sequential Circuits Proceedings 19th International Symposium on Fault Tolerant Computing, Chicago 1989
WuHe88 Wunderlich, H.-J.; Hellebrand, S.,
Generating Pattern Sequences for the PseudoExhaustive Test of MOS-Circuits, Proceedings 18 th International Symposium on Fault

