Institute of Parallel and Distributed Systems Department Simulation of Large Systems University of Stuttgart Universitätsstraße 38 D–70569 Stuttgart

Diplomarbeit Nr. 3405

GPU-based Numerical Integration in the Partition of Unity Method

Sebastian Kanis

Course of Study: Computer Science

Examiner: Prof. Dr. rer. nat. Marc Alexander Schweitzer

Supervisor: Dipl. Inf. Patrick Diehl

Commenced: Oktober 16, 2012 **Completed:** April 17, 2013 **CR-Classification:** G.4, J.2

Abstract

In this thesis, we present a [CUDA-](#page-10-0)implementation of two sub-steps of the Parallel Multilevel Partition of Unity Method (PMPUM). The [PMPUM](#page-10-1) is a method for the approximation of partial differential equations (PDEs) whose main computational effort is caused by the integration of the weak formulation. Therefore, an efficient [CUDA-](#page-10-0)implementation of the required steps could speed up a given [PMPUM-](#page-10-1)implementation. The core of this thesis is the analysis of the applicability of [CUDA](#page-10-0) in the [PMPUM.](#page-10-1) To this end the required steps, the decomposition of the domain and the integration, were implemented using [CUDA.](#page-10-0) The analysis showed, that the usage of [CUDA](#page-10-0) can speed up the implementation and identified the limitations of the implementation. We give recommendations how to improve these limitations and expect the performance to increase further with these recommendations applied.

Contents

List of Figures

List of Tables

List of Algorithms

List of Abbreviations

List of Symbols

1 Introduction

In today's society, simulation technology has not only become an integral part of society – it has become almost indispensable [\[2\]](#page-82-1). Simulation can be used in situations where physical, ethical or financial reasons impede experiments. Thus, simulation technology can be utilized to gain knowledge about actions or natural phenomenons that we are unable or unwilling to observe. These situations range from weather forecast, where a prediction of future events can not be reached through observation, to the design and development of automobiles, where crash tests are economized to shrink costs.

Simulation is based on domain specific models, consisting of representations of the subjects of study and the physical or other relations between them. Different methods are then applied to reproduce the results of actions or phenomenons. These methods, however, require a large amount of computations to calculate a detailed solution. Therefore, in almost every case, computers are utilized to implement these methods.

In many cases, the models for simulation employ [partial differential equations \(PDEs\)](#page-10-8) to describe the real world [\[8,](#page-82-2) p. 1]. A [PDE](#page-10-8) models the alteration of a given quantity in time and/or space. Examples for that are the stress of materials during crash tests or the diffusion of one chemical substance into another. When additional information on the initial situation and/or the behavior of the phenomenon at the boundary of the domain inspected is given, a so called initial or [boundary value problem \(BVP\)](#page-10-3) results from the [PDE.](#page-10-8)

For most [BVPs](#page-10-3) arising from practical situations, no definite solution can be calculated with today's methods [\[8,](#page-82-2) p. 1]. Therefore, manifold methods exist to compute approximate solutions. Methods for the simulation of physical phenomenons can be classified into mesh-based methods and particle schemes. Both categories exhibit different strengths and weaknesses. Mesh-free methods try to merge the best of both categories. The Parallel Multilevel Partition of Unity Method (PMPUM) [\[8,](#page-82-2) p. 13] is a mesh-free method that is especially suitable in situations where some properties of solutions are known a priori.

The implementation of the [Parallel Multilevel Partition of Unity Method \(PMPUM\)](#page-10-1) can be parallelized to decrease the duration for the generation of a solution. Multiple technologies can be used for that. [Graphics processing units \(GPUs\),](#page-10-2) initially used for the display of 2D and 3D data in computer graphics, provide great parallel processing power [\[19\]](#page-83-0). This capability can be utilized for more general problems by technologies called [general-purpose computing on](#page-10-9) [graphics processing units \(GPGPU\).](#page-10-9) [Compute Unified Device Architecture \(CUDA\)](#page-10-0) [\[19\]](#page-83-0) is a technology of NVIDIA[™], that enables the usage of NVIDIA[™]'s [GPUs](#page-10-2) for [GPGPU.](#page-10-9) However, not for all methods an increase of the performance can be reached when using [CUDA.](#page-10-0)

1 Introduction

In this thesis we present an implementation of the steps in [PMPUM](#page-10-1) that account for most of the computational effort. The goal of this thesis is to analyze the potential of [CUDA](#page-10-0) to increase the performance of a given [CPU-](#page-10-4)based^{[1](#page-15-1)} implementation of the [PMPUM.](#page-10-1)

This thesis is organized as follows:

Chapter [2](#page-16-0) - [The Parallel Multilevel Partition of Unity Method:](#page-16-0) Provides an introduction to the [PMPUM.](#page-10-1) Afterwards, it focuses on the algorithm used in the [GPU-](#page-10-2)implementation. Finally, we give estimates for the costs of these same.

Chapter [3](#page-34-0) – [Implementation:](#page-34-0) Introduces [CUDA](#page-10-0) and based on that, gives an outline of the implementation. The explanation of properties and limitations of the implementation closes the chapter.

Chapter [4](#page-46-0) – [Results:](#page-46-0) Presents experiments performed to analyze the implementation. Therefore it provides information on the hardware and metrics used. Based on the results of the experiments, we provide recommendations for further improvements.

Chapter [5](#page-66-0) – [Conclusion:](#page-66-0) Summarizes the results of this thesis and provides an outlook to further development.

1 central processing unit (CPU)

2 The Parallel Multilevel Partition of Unity Method

Partial differential equations (PDEs) can be used to model problems in a wide range of fields. Since for many [PDEs](#page-10-8) no exact solutions can be found, there exist manifold methods to generate approximate solutions. See [\[3\]](#page-82-3) or [\[1\]](#page-82-4) for an introduction to [PDEs](#page-10-8) and approximation methods. The [PMPUM](#page-10-1) is one method to approximate solutions. In this chapter we give an overview about the method, for a detailed introduction see [\[8\]](#page-82-2). In the following we present how a [PDE](#page-10-8) is discretized in the [PMPUM.](#page-10-1) The remarks on the discretization are influenced by the introduction to the [PMPUM](#page-10-1) in [\[20,](#page-83-1) p. 3 ff.]. Then we focus on the computational task for which an implementation will be presented in the following chapter.

2.1 Model Problem

[BVPs,](#page-10-3) for which the [PMPUM](#page-10-1) can be used for the approximation of the solution, are in general of the form:

$$
Lu = f \text{ in } \Omega \subset \mathbb{R}^d
$$

$$
Bu = g \text{ in } \partial\Omega
$$

Here *[L](#page-11-11)* is a second order symmetric elliptic partial differential operator and *[B](#page-11-12)* are suitable boundary conditions. The task is to find the solution *[u](#page-12-9)* that solves the equation. We choose the reaction-diffusion equation to illustrate the discretization of a [PDE](#page-10-8) in the [PMPUM:](#page-10-1)

$$
-\nabla \cdot (\kappa \nabla u) + r \cdot u = f \text{ in } \Omega \subset \mathbb{R}^d
$$

\n
$$
u = g_D \text{ in } \Gamma_D \subset \partial \Omega
$$

\n
$$
\kappa \nabla u \cdot \overrightarrow{n} = g_N \text{ in } \Gamma_N = \partial \Omega \backslash \Gamma_D
$$
\n(2.1)

He[r](#page-12-13)e κ is the diffusion coefficient, while r is the reaction coefficient. The boundary $\partial\Omega$ is split into Γ_D on which Dirichlet boundary conditions are given and Γ_N on which Neumann boundary conditions are given. An approximate solution should have the following two properties [\[8,](#page-82-2) p. 13]:

- local approximability
- inter-element continuity

Local approximability is the capability to approximate the solution *[u](#page-12-9)* at a given point as close as possible. Inter-element continuity means that an approximate solution should be continuous in some sense.

2.2 Partition of Unity Space

We introduce the partition of unity space V^{PU} that is used to find an approximate solution. We start with an arbitrarily chosen point set P with points from the domain Ω :

$$
P = \{x_i \in \mathbb{R}^d | x_i \in \Omega, i \in \{1, ..., N\}\}
$$

For each point x_i x_i we define a patch ω_i by a d-rectangular:

$$
\omega_i = \bigotimes_{l=1}^d \{x_i^{\ l} - h_i^{\ l}, x_i^{\ l} + h_i^{\ l}\}
$$

Here x_i x_i is t[h](#page-12-18)e center of the patch and h_i is the stretch in each space dimension. On each patch we define a local approximation space $V_i^{p_i} = span \langle \psi_i^n \rangle$ $V_i^{p_i} = span \langle \psi_i^n \rangle$. This local approximation space $V_i^{p_i}$ is used for the local approximability. [W](#page-13-5)e define W as the set of patches generated from the initial set of points [P](#page-11-5). The global function space V^{PU} , required by the Galerkin approach, is generated by the product of the local approximation space $V_i^{p_i}$ $V_i^{p_i}$ with suitable partition of unity functions φ_i :

$$
V^{PU} = \sum_{i} \varphi_i V_i^{p_i} = \sum_{i} \varphi_i \langle \{\psi_i^n\} \rangle = span \langle \{\varphi_i \psi_i^n\} \rangle
$$

The local approximation space $V_i^{p_i}$ $V_i^{p_i}$ can be chosen independently from all other local approximation spaces $V_i^{p_j}$ $V_i^{p_j}$ $j_j^{P_j}$. For smooth functions polynomials exhibit good approximation properties, for more irregular functions enrichment functions can be added to the base ψ_i^n of the local approximation space $V_i^{p_i}$ $V_i^{p_i}$. Using a partition of unity ensures that arbitrary functions can be added to the local approximation space without violating the inter-element continuity property. The required partition of unity functions φ_i are defined patch-wise. On each patch ω_i a weight function W_i W_i is defined, where:

$$
W_i(x) \neq 0 \text{ for } x \in \omega_i
$$

$$
W_i(x) = 0 \text{ else}
$$

Based on these weight functions W_i W_i we construct the partition of unity function φ_i :

Figure 2.1: The weight function W_i W_i of adjacent patches ω_i (left) and the resulting partition of unity φ_i (right) in one space dimension

$$
\varphi_i(x) = \frac{W_i(x)}{\sum_{k \in C_i} W_k(x)}
$$

Here the neighborhood C_i C_i consists of all patches ω_i whose weight function W_i W_i have overlapping support with the weight function W_i W_i of ω_i .

Figure [2.1](#page-18-1) illustrates the weight function W_i W_i and the resulting partition functions φ_i of some adjacent patches. The cover generation, presented in [\[8,](#page-82-2) p. 98 ff.] creates a cover of the domain from the initial point set *[P](#page-11-5)*, so that the union $\bigcup \omega_i$ of the patches covers the domain [Ω.](#page-11-2) The choice of the weight functions *[W](#page-11-0)ⁱ* and thus the overlap of the patches determines the sparsity pattern of the stiffness matrix *[A](#page-11-4)* generated by the Galerkin approach presented in the following.

2.3 Galerkin Discretization

The Galerkin approach can be used to discretize a [PDE](#page-10-8) like the one given in equation [2.1.](#page-16-3) It utilizes the weak formulation of the problem to redefine the problem in a function space in which a solution can be found. See [\[3,](#page-82-3) p. 133 ff.] for an introduction to the weak formulation that is also called the variational formulation. In this section we only give a very short introduction into the concepts required in following. First, we define an approximate solution of a [PDE:](#page-10-8)

$$
A\hat{u} = \hat{f}
$$

Here *[A](#page-11-4)* is the sti[f](#page-11-9)fness matrix that needs to be generated, \hat{f} is the discretized right-hand side and \hat{u} \hat{u} \hat{u} is the vector of coefficients of the solution. Using a constant diffusion coefficient κ and [r](#page-12-13)eaction coefficient *r* in equation [2.1](#page-16-3) results in:

$$
-\kappa \Delta u + ru = f
$$

Here Δ is the Laplace operator. We generate the variational formulation by multiplying the equation with a test function *[v](#page-12-19)* from the trial and test space $H^1(\Omega)$ and integrating it. Afterwards we apply Green's first identity and obtain:

$$
\int_{\Omega} -v(\Delta \kappa \cdot u + r \cdot u) = \int_{\Omega} \kappa \nabla u \nabla v + ruv + \int_{\partial \Omega} \kappa v (\nabla u \cdot \overrightarrow{n}) = \int_{\Omega} f \cdot v
$$

Here \vec{n} is the outer norm[a](#page-12-7)l on Ω . Let $a(\cdot, \cdot)$ be a continuous elliptic bilinear form induced by $L = -\kappa \Delta + r$ $L = -\kappa \Delta + r$ $L = -\kappa \Delta + r$ on the Sobolev space $H^1(\Omega)$ $H^1(\Omega)$ $H^1(\Omega)$ and $l(\cdot)$ be a continuous linear form. Applying the Galerkin approach using the base and test functions from V^{PU} results in:

$$
A = (A_{(i,n),(j,m)}),
$$
 with
$$
A_{(i,n),(j,m)} = a(\varphi_i \psi_i^n, \varphi_j \psi_j^m)
$$

$$
\hat{f} = (f_{(i,n)}),
$$
 with
$$
f_{(i,n)} = l(\varphi_i \psi_i^n)
$$

Since the partition of unity-functions φ_i only have local support, the integrals on Ω only must be evaluated for all $\omega_i \cap \omega_j \cap \Omega$ and $\omega_i \cap \omega_j \cap \partial \Omega$ respectively. We only tackle Ω using the [GPU](#page-10-2) and thus can assume $g = 0$ $g = 0$ without restriction. When applying the Galerkin approach to the model problem given in equation [2.1](#page-16-3) the resulting computational task is given by:

$$
\int_{\Omega} \kappa \nabla (\varphi_i \psi_i^n) \nabla (\varphi_j \psi_j^m) + r(\varphi_i \psi_i^n) (\varphi_j \psi_j^m)
$$
\n
$$
\int_{\Omega} (\varphi_i \psi_i^n)
$$
\n(2.2)

We need to compute the integrals on all $\omega_i \cap \omega_j \cap \Omega$. Therefore, first the domain must be decomposed into integration domains on which the set of patches, whose weight function *[W](#page-11-0)ⁱ* have support, is determined. After that, the integrals must be computed for all integration domains. In the following we focus on these 2 steps since they account for a major part of the computational effort of the whole [PMPUM](#page-10-1) [\[8,](#page-82-2) p. 153].

2.4 Decomposition of the Domain

In this section we present the decomposition task described in section [2.3](#page-18-0) from an implementation point of view. After that different approaches to solve this task are presented and discussed in terms of suitability for [GPGPU.](#page-10-9)

2.4.1 Decomposition Task

The Galerkin discretization requires the computation of the integrals given in formula [2.2.](#page-18-3) We assume that a cover of patches for the domain has already been generated. The algorithm used for the cover construction can be found in [\[8,](#page-82-2) p. 98 ff.]. The cover generation provides covers on different levels. The generated cover does not only cover the whole domain $\Omega \subset \bigcup \omega_i$, but assures the overlap of a patch ω_i with all its neighbors C_i C_i . This is reached by stretching the extent of each patch with a factor $\alpha_i > 1$. This is required to reach the inter-element continuity property given in section [2.1.](#page-16-1)

Figure 2.2: The inner (green) and boundary (yellow) patches generated by an uniform refinement strategy from level 0 to 3. The overlap of the patches (caused by α ^{*i*}) was chosen to be equal on all levels for illustration. Usually it is chosen proportionately to the stretch *[h](#page-12-18)ⁱ* of a patch.

Figure [2.2](#page-20-0) shows the cover generated for a domain on the levels 0−3 for an uniform-h-refinement strategy.^{[1](#page-20-2)} ^{[2](#page-20-3)} For uniform refinement the number of patches is $(2^d)^l$ $(2^d)^l$ $(2^d)^l$ $(2^d)^l$ $(2^d)^l$ for *d* space dimensions on Level *[l](#page-12-21)*. Patches with an overlap with the boundary of the domain *∂*[Ω](#page-12-5) are called "boundary patches". The patches with no overlap are called "inner patches" and the domain they cover is denoted Ω_I in the following. Since the boundary patches intersect the domain boundary an approximation of the domain needs to be calculated. This results in irregular patterns and hence is not suitable for computation on [GPUs.](#page-10-2) Thus we focus in the following on the tasks given for the computation of the integral on the inner patches:

¹[H-refinement](#page-80-4) is a refinement strategy which increases the number of points *[N](#page-11-14)* on each level, in contrast to that [p-refinement](#page-80-5) is the increase of the [p](#page-12-22)olynomial degree p , used in all $V_i^{p_i}$ $V_i^{p_i}$ on each level.

²Uniform in this context means that all patches on a given level are subdivided in every space dimension to form the next level. In contrast to that, adaptive refinement strategies only subdivide a part of the given patches.

Figure 2.3: The decomposition of a patch ω_i and its neighborhood C_i C_i for integration. The basic extent of the patch (bold) and its neighbors is given by the black rectangles. The green rectangles are the patches stretched by α_i . The needed decomposition is given by all small rectangles in the black bold rectangle. The fill color of the rectangle shows the number of patches on the cells. Yellow stand for 1, red for 2 and blue for 4 patches with support on the cell.

$$
\int_{\Omega_I} \kappa \nabla (\varphi_i \psi_i^n) \nabla (\varphi_j \psi_j^m) + r (\varphi_i \psi_i^n) (\varphi_j \psi_j^m)
$$
\n
$$
\int_{\Omega_I} f (\varphi_i \psi_i^n)
$$
\n(2.3)

Calculating these integrals requires the decomposition of the overlapping patches. This task is illustrated in figure [2.3](#page-21-0) for a patch and its neighbors in 2 space dimensions for a cover generation which uses uniform refinement.

When using linear [splines](#page-80-6) as weight functions additional cells are generated. The integration domain must be split at the patch center where the derivative of the weight function is discontinuous when more than one patch has support on a cell. In figure [2.5,](#page-28-1) which will be discussed in detail when comparing different approaches for the decomposition, these additional splits can be seen. Thus, the resulting decomposition generates at least 13 cells in 2 space dimensions and 57 cells in 3 space dimensions.

Different decomposers approaches can be benchmarked using the following metrics:

- 1. The number of cells should be minimal. Additional cells do not falsify the results, but lead to unnecessary computations.
- 2. The number of patches on the cells should be minimal. Additional patches on a cell don't influence the result since their weight function $W_i = 0$ $W_i = 0$ on the cell, but they introduce unnecessary computations.

3. The complexity in time and space should be minimal. For [GPGPU](#page-10-9) the resource data structures as well should be taken into account.

2.4.2 Decomposers

The requirements given in the previous section need to be met by all considered approaches for the decomposition. In the following two approaches are presented and their suitability for an implementation using [GPGPU](#page-10-9) is discussed.

Tree-Based Approach

The first approach uses a tree to generate the required cells for integration. The basic ideas to generate a tree with the following properties:

- 1. Each node stores an geometric extent and a list of patches and references to two children.
- 2. A leaf represents a resulting cell.
- 3. The patches with support on a cell, represented by the leaf, are those in the lists of patches of all nodes on the path from the root to the leaf.
- 4. The extent stored for non-leaf nodes is the union of the extents of their children.

The algorithm [2.1](#page-23-0) starts by adding the patch ω_i itself to the tree. This is achieved by storing its nonstretched extent and a reference to it as the root node of the tree. After that all adjacent patches C_i C_i are added subsequently. We start by comparing the stretched extent to that of the root node. If it is equal, we add the patch to the patch list of the node. If not, the comparison is done for all children whose extents have an intersection with the stretched extent of the patch. This is done until a leaf is reached. When the extent of the leaf is not equal to the stretched extent of the patch two children are added to the leaf, one with an intersection of the stretched extent of the patch and the node and one without. The patch is added to the new node with an intersection with the stretched extent of the patch. Figure [2.4](#page-28-0) shows this process for the first two patches of a neighborhood. To get the cells we traverse the tree and store the patches on the path from the root to each leaf. This results in a list of cells containing the patches with support on each cell. The algorithm is adapted to the usage of linear [splines](#page-80-6) as weight functions W_i W_i . Therefore, the cells, on which more than one patch has support and the extent has an intersection with the patch center, are split at the patch center. The resulting patches are illustrated in figure [2.5.](#page-28-1) Because of the usage of the tree we call this approach Tree-based Decomposition from here on.

The key benefits of this approach are:

- It produces the minimal number of cells.
- It allows fast and random access of all cells.

The disadvantages of this approach are:

- • Under the assumption that the order of the patches in the input is unknown, the generated tree is of a priori unknown structure.
- A tree implementation requires dynamic or complex manual memory handling.

On [central processing units \(CPUs\)](#page-10-4) these restrictions are no drawback since the loss of performance due to lot of small memory allocations is insignificant. The number of cells however and the number of patches per cell is optimal leading to a minimum number of evaluation in the following integration. Since the situation is quite different for a [GPU,](#page-10-2) dynamic memory allocation is expensive and more evaluations are cheap one should consider other approaches.

Tensor-Product Approach

An other approach utilizes the concept of tensor products. The basic idea of this approach is to store the boundary of each intersection of patches in a list per dimension. Afterwards these points per dimension can be used to generate a grid of cells. The information stored at one point can be altered. That leads to different complexity of the algorithm and quality of the results, according to the metrics presented in section [2.4.1.](#page-19-1)

Algorithm [2.2](#page-25-0) shows the approach, called [Tensor-Product Approach](#page-23-0) in the following. In the shown variation the algorithm stores a list of points per space dimension, we will call these points "split points" in the following. Each split point consists of the coordinate and a list of splits. A split stores a reference to a patch and whether the point is the minimum, center or maximum of that patch in the given dimension. For the patch ω_i itself we store the minimum, center and maximum to the split points in each dimension. When adding a patch of the neighborhood C_i C_i we add the minimum, center and maximum to the split points in each dimension. If the point is outside the domain of the patch, whose neighborhood is currently decomposed, the information on minimum and maximum are stored at the boundary of that patch. The generated split points for two example patches are shown in figure [2.4](#page-28-0) on the right.

These split points then can be used to retrieve the cells. Therefore, we start at the lowest split point for each dimension. We add the patches with a minimum at this point to a list of active patches which is stored per dimension. The generated cell has the extent from the current to the next split point in all dimensions. The patches with support on the cell are those which are currently active in all dimensions. Iterating over all split points in all dimensions generates all cells. At a split point the patches with minimum are added to the list of active patches in the current dimension. For a maximum the patch is removed, the center has no influence on the active patches and can thus be omitted for the calculation of active patches. We therefore only store the patches whose support begins or ends at a split point. Before we discuss variations of this approach the key benefits and disadvantages are listed.

The key benefit of this approach is:

Continuation of Algorithm [2.2](#page-25-0): Decomposition using the [Tensor-Product Approach](#page-23-0) in pseudo code **procedure** GETNUMBEROFCELLS $result = 1$ **for all** d *in* dim **do** result *= SplitPoints[d].length **end for return** result **end procedure procedure** GETNEXTCELL result *//* the resulting integration cell **for all** d *in* dim **do** // initialize the selected flag (non-selected) for all patches **if** index[d] $== 0$ **then for all** neighbor *in* neighborhood **do** selectedPatches[d][neighbor] = False **end for end if end for for all** d *in* dim **do** *//* set integration cell box result.box.lower[dim] = splitPoints[d][index[d]].coord result.box.upper[dim] = splitPoints[d][index[d]+1].coord *//* update the selected patches **for all** split *in* SplitPoints[d][index[d]].splits **do if** split.type == min **then** selectedPatches[d][split.patch] == True **else if** split.type $==$ max **then** selectedPatches[d][split.patch] == False **end if end for end for for all** patch *in* patches **do** // add all patches selected in all dimensions $selected = True$ **for all** d *in* dim **do if** not selectedPatches[d][patch] **then** $selected = False$ **end if end for if** selected **then** result.patches.append(patch) **end if end for** index++ **return** result **end procedure**

2 The Parallel Multilevel Partition of Unity Method

• the number of split points and maximum number of splits at a split point are known for a cover which uses uniform refinement strategy. Therefore, no dynamic allocation is needed.

The disadvantage of this approach are:

- The cells cannot be requested in arbitrary sequence.
- Only the split points for each dimension are stored and the generation of the cells is basically a tensor-product of the split points. Thus more cells are generated if a split point divides the patch completely but the neighbor, which introduced the split point, only intersects a part of the patch extent. For an example of the additional generated cells see figure [2.5.](#page-28-1)

The following modifications might be considered:

- 1. The information which patch has support on which cell can be omitted without difficulty. Hence all patches need to be evaluated on all generated cells. This leads to a remarkable simplification of the algorithm but on the other hand to a considerable amount of unnecessary evaluations.[3](#page-27-2)
- 2. Storing not only the difference between 2 cells but the whole list of active patches at a split point enables random access of cells. On the other hand, the list of patches at a split point needs to contain all patches with support at a split point.

2.4.3 Comparison of the Approaches

To decide which approach is most appropriate for usage on [GPUs](#page-10-2) we compare their properties. For the comparison we use the variation described in algorithm [2.2](#page-25-0) of the [Tensor-Product](#page-23-0) [Approach.](#page-23-0)

In terms of the data structures the tensor-product approach doesn't require dynamic memory allocations in contrast to the [Tree-Based Approach.](#page-22-0) Therefore, it seem to be the better approach for the [GPU-](#page-10-2)implementation. The number of patches is larger than for the [Tree-](#page-22-0)[Based Approach.](#page-22-0)^{[4](#page-27-3)} Since only the center cell of the [Tree-Based Approach](#page-22-0) is split unnecessarily in the [Tensor-Product Approach,](#page-23-0) the number of resulting cells in the case of uniform refinement is not expected to be significantly higher.

See tables [2.1](#page-28-2) and [2.2](#page-29-2) for a comparison of the number of integration cells generated by the 2 approaches.^{[5](#page-27-4)}. As we see for the uniform case the ratio for the number of cells is constant at 1*.*23. Since the center cell is split into 4 cells, for each patch instead of 13 cells, 16 are generated. For the adaptive case the explanation is little more complex. When a patch is refined adaptively it is split into four patches on the next level. Thus additional split points

³This variation was tested but resulted in a worse performance.

⁴Compare the resulting decompositions in figure [2.5.](#page-28-1)

 5 Tested with a [CPU-](#page-10-4)implementation of both approaches.

Figure 2.4: [C](#page-11-1)omparison of the decomposition of one patch ω_i and two of its neighbors C_i , generated by two approaches. On the left are the patch (0) and the neighbors (1) and (2), in the middle the tree generated by the [Tree-Based Approach](#page-22-0) and on the right the split points of the [Tensor-Product Approach](#page-23-0)

- **Figure 2.5:** The cells generated by the [Tree-Based Approach](#page-22-0) (left) and [Tensor-Product](#page-23-0) [Approach](#page-23-0) (right) from an uniformly refined domain as shown in figure [2.3.](#page-21-0)
- **Table 2.1:** The number of cells generated by both decomposer approaches, for all inner patches of a cover of a square domain (2D) using uniform refinement

Table 2.2: The number of cells generated by both decomposer approaches, for all inner patches of a cover of a square domain (2D) using h-refinement at the center of the domain

Level (l)		Tree-Based Approach Tensor-Product Approach	Ratio
	52	64	$1.23\,$
	465	796	1.71
	949	1798	$1.89\,$
	1433	2798	1.95

are introduced. The number of additional split points depends on the refinement pattern. See figure [2.6](#page-30-0) for an illustration of this situation.

The figure focuses on the center patch, but, as can be seen in the figure as well, all patches around a patch that is adaptively refined are affected. For nested adaptive refinements, the effect spreads for all patches that are adjacent to a refined patch. Figure [2.7](#page-30-1) shows the generated cells from the situation shown in figure [2.6.](#page-30-0) Table [2.2](#page-29-2) shows the case for repeated adaptive refinement steps at the center of the domain Ω . This generates more cells from a patch, because at each refinement level 4 patches are adaptively refined. We note however that this example case the progression seems to be limited by 2. We conclude that the number of generated cells by the [Tensor-Product Approach](#page-23-0) heavily depends on the refinement strategy used.

An factor of 1.23 for the number of integration cells, as given in the uniform case, will not prevent a [GPU-](#page-10-2)implementation from good performance. We chose the [Tensor-Product Approach](#page-23-0) for the [GPU-](#page-10-2)implementation since heavy pointer usage, in the [Tree-Based Approach](#page-22-0) even when implementing the tree without dynamic memory, is expected to decrease performance.

2.5 Complexity

According to [\[9,](#page-82-5) [p](#page-12-22). 228] the optimal time an[d](#page-12-17) space complexity for the assembly is in $O(Np^{2d})$ $O(Np^{2d})$ $O(Np^{2d})$ $O(Np^{2d})$. In the following we focus on the metrics, which are relevant for the [GPU-](#page-10-2)implementation. For a derivation of the complexity see [\[9,](#page-82-5) p. 228ff.]. Since numerical integration is applied, the optimal bound can hardly realized [\[9,](#page-82-5) p. 228]. First estimates for the complexity of the integration are given and afterwards the complexity of the decomposition is discussed.

2.5.1 Integration

Since the [PMPUM](#page-10-1) is a multilevel method, solutions on different levels are computed. We recall that for [h-refinement](#page-80-4)^{[6](#page-29-4)} the number of points *[N](#page-11-14)* is given by $(2^d)^l$ $(2^d)^l$ $(2^d)^l$ $(2^d)^l$.

⁶H-refinement is a refinement strategy in multi level methods. It increases the number of points or elements wit[h](#page-12-18) increasing level. This results in a decrease of h_i for each patch ω_i .

Figure 2.6: The decomposition of a patch ω_i and its neighborhood C_i C_i for integration, with adaptive refinement. The basic extent of the patch (bold) and its neighbors is given by the black rectangles. The green rectangles are the patches stretched by α_i . The needed decomposition is given by all small rectangles in the black bold rectangle. The fill color of the rectangle shows the number of patches on the cells. Yellow stand for 1, red for 2, turquoise for 3 and blue for 4 patches with support on the cell. We note that additional cells are introduced (2 small purple lines) to form rectangular integration cells. See figure [2.3](#page-21-0) for the uniform case.

Figure 2.7: The cells generated from the situation given in figure [2.6](#page-30-0) by the [Tree-Based](#page-22-0) [Approach](#page-22-0) (left) and the [Tensor-Product Approach](#page-23-0) (right)

The total cost \mathcal{C}_{NI} \mathcal{C}_{NI} \mathcal{C}_{NI} for the integration is:

$$
\mathcal{C}_{NI} = O(n_{CI} \cdot n_{NI} \cdot \mathcal{C}_{EI}) \tag{2.4}
$$

Here n_{CI} n_{CI} n_{CI} is the number of cells used for integration. The number of integration points on one integration cell n_{NI} n_{NI} n_{NI} de[p](#page-12-22)en[d](#page-12-17)s on the polynomial degree p and the space dimension d . \mathcal{C}_{EI} \mathcal{C}_{EI} \mathcal{C}_{EI} are the costs for an evaluation of the integrand at an integration point. The number of integration cells n_{CI} n_{CI} n_{CI} depends on the number of patches [N](#page-11-14) and the decomposition of one patch ω_i and its neighbors *[C](#page-11-1)ⁱ* .

The number of cells *n[CI](#page-12-24)* generated by the [Tensor-Product Approach](#page-23-0) presented in section [2.4.2](#page-23-0) from one neighborhood *[C](#page-11-1)ⁱ* depends on the space dimension *[d](#page-12-17)* and the number of neighbors per dimension. When using uniform [h-refinement,](#page-80-4) assuming 2 neighbors per space dimension and linear [splines](#page-80-6) as weight function W_i W_i the number of cells is given by:

$$
n_{CI} = (3+2)^d
$$

The required number of integration points *n[NI](#page-12-25)* on one cell depends on the space dimension *[d](#page-12-17)* and the polynomial degree *[p](#page-12-22)* is:

$$
n_{NI}=\left(\frac{p+1}{2}\right)^d
$$

In the framework on which the implementation is based, see [\[20\]](#page-83-1) and [\[24\]](#page-83-2), the number of integration points used is:

$$
n_{NI} = (p+1)^d
$$

The costs of the evaluation at an integration point \mathcal{C}_{EI} \mathcal{C}_{EI} \mathcal{C}_{EI} are given by:

$$
\mathcal{C}_{EI} = \mathcal{C}_{\text{W}M_c} + \mathcal{C}_{\text{B}M_c} + \mathcal{C}_{lf} + \mathcal{C}_{bf}
$$

Here C_{WM_c} C_{WM_c} C_{WM_c} C_{WM_c} denotes the costs for the evaluation of the weight functions of all patches M_c on the integration cell. The costs for the evaluation of the base functions of all local function spaces $V_i^{p_i}$ $V_i^{p_i}$ of all patches M_c M_c . And finally C_{lf} C_{lf} and C_{bf} are the costs for the evaluation of the linear form and bilinear form respectively. All these costs depend on the number of patches ω_i on an integration cell, denoted $n_{\omega C}$. The number of patches per cell depends on the decomposer used. In general $n_{\omega C}$ $n_{\omega C}$ $n_{\omega C}$ is limited by the number of neighbors $card(C_i)$ $card(C_i)$. Applying the [Tensor-Product Ap](#page-23-0)[proach](#page-23-0) given in algorithm [2.2](#page-25-0) the upper bound is given by 4 in the 2D case and 8 in the 3D case.

For each patch ω_i on an integration cell the weight functions of all neighbor patches C_i C_i need to be evaluated. Therefore, the costs for the evaluation of the weight functions at an integration point are given by: $C_{WM_c} = O(M_c)$ $C_{WM_c} = O(M_c)$. For the computation of the linear and bilinear form all base function ψ_i^n of the patches M_c M_c need to be evaluated, which accounts for most of the effort. The costs for evaluation is given [b](#page-12-28)y $C_{BM_c} = O(M_c \cdot b_i)$ $C_{BM_c} = O(M_c \cdot b_i)$, where b_i the number of base functions ψ_i^n in $V_i^{p_i}$ $V_i^{p_i}$ is given by:

$$
b_i = \sum_{i=0}^p \binom{d+i-1}{d-1}
$$

The proof for this formula uses a combinatorial argument. The number of base functions for a polynomial space with degree *[p](#page-12-22)* without the base function of the polynomial space with degree *[p](#page-12-22)* − 1 is equal to the number of possibilities to [d](#page-12-17)raw *p* elements from a set of *d* elements with replacements.<sup>[7](#page-32-1)</su[p](#page-12-22)>Thus adding the number of possibilities for $0 \le i \le p$ leads to the number of base functions of the polynomial space of degree *[p](#page-12-22)*.

For the sake of completeness we note the complexity for the evaluation of the linear and bilinear forms. For the evaluation of the linear form $l(\cdot)$ $l(\cdot)$ $l(\cdot)$ for the coefficients for all [b](#page-12-28)ase functions b_i of all patches on the integration cell M_c M_c need to be computed:

$$
\mathcal{C}_{lf} = O(n_{\omega C} \cdot b_i)
$$

For the evaluation of the bilinear form for all combinations of patches, with support on the integration cell M_c M_c , we need to compute the product of the [b](#page-12-28)ase functions b_i . This results in the following costs:

$$
\mathcal{C}_{bf} = O(n_{\omega C}^2 \cdot b_i^2)
$$

It is especially interesting, for the discussion of the results in chapter [4,](#page-46-0) to note the factors by which the costs grow for increased level *[l](#page-12-21)* and polynomial degree *[p](#page-12-22)*.

For an increase of the level *[l](#page-12-21)* by one we can see from formula [2.4](#page-31-1) that the effort increases by the number of patches resulting from the increased level. The factor by which the effort increases is therefore given by 2 *[d](#page-12-17)* .

For an increase of the [p](#page-12-22)olynomial degree p , the number of required integration points n_{NI} n_{NI} n_{NI} increases. For an increase from $p-1$ $p-1$ to p the number of integration points n_{NI} n_{NI} n_{NI} increases by the factor $\left(\frac{\lceil \frac{p+1}{2} \rceil}{\lceil \frac{p}{2} \rceil}\right)$ $\lceil \frac{\tilde{p}}{2} \rceil$ $\bigg)$ ^{[d](#page-12-17)}.

When using $n_{NI} = (p+1)^d$ integration points the resulting factor is: $\left(\frac{p+1}{p}\right)$ $\left(\frac{+1}{p}\right)^d$ $\left(\frac{+1}{p}\right)^d$ $\left(\frac{+1}{p}\right)^d$ $\left(\frac{+1}{p}\right)^d$

For the same increase, some calculus leads to the factor of the num[b](#page-12-28)er of base function b_i , that nee[d](#page-12-17) to be evaluated: $\frac{d+p}{p}$ $\frac{d+p}{p}$ $\frac{d+p}{p}$

The factor for the evaluation of the linear form $l(\cdot)$ $l(\cdot)$ $l(\cdot)$ is the same. Finally, for the evaluation of the biline[a](#page-12-7)r form $a(\cdot, \cdot)$ $a(\cdot, \cdot)$ $a(\cdot, \cdot)$ results in the factor : $\frac{(d+p)^2}{r^2}$ $\frac{(d+p)^2}{r^2}$ $\frac{(d+p)^2}{r^2}$ $\frac{+p)^{-}}{p^2}$ $\frac{+p)^{-}}{p^2}$ $\frac{+p)^{-}}{p^2}$.

Since the constant for the assembly of the base function ψ_i^n is the highest, it dominates the effort of the integration for relevant polynomial degrees.

⁷The formula for drawing an unordered sample from cover with replacement can be found in [\[22,](#page-83-3) p. 18f.].

We summarize, that for the integration, we expect a factor 2^d 2^d for an increase of the [l](#page-12-21)evel *l* by one for the com[p](#page-12-22)lexity. For an increase of the polynomial degree p we expect a factor $\left(\frac{\frac{p+1}{2}}{\frac{2}{p}}\right)$ $\lceil \frac{\tilde{p}}{2} \rceil$ $\bigg)^d \cdot \frac{d+p}{p}$ $\frac{+p}{p}$ $\frac{+p}{p}$ $\frac{+p}{p}$. When using $n_{NI} = (p+1)^d$ integration points the resulting factor is $\left(\frac{p+1}{p}\right)$ $\left(\frac{+1}{p}\right)^d \cdot \frac{d+p}{p}$ $\frac{+p}{p}$ $\frac{+p}{p}$ $\frac{+p}{p}$.

2.5.2 Decomposition

The complexity is influenced by the algorithm used for the decomposition in two ways:

- 1. the complexity of the algorithm itself
- 2. the influence of the number of cells n_{CI} n_{CI} n_{CI} and the number of patches on a cell $n_{\omega C}$ generated by the decomposer, discussed in the section [2.5.1.](#page-29-1)

The algorithms described in section [2.4.2](#page-22-0) operate on all patches ω_i and their neighborhoods C_i C_i . The number of neighbors of a patch $card(C_i)$ $card(C_i)$ is constant in case of uniform [p-refinement.](#page-80-5)^{[8](#page-33-2)} Since the complexity of the decomposers is independent from the local approximation spaces $V_i^{p_i}$ $V_i^{p_i}$, the decomposition is in $O(N)$ $O(N)$ $O(N)$ $O(N)$. For the discussion of the results in chapter [4](#page-46-0) we should note, that it may contain a large prefactor.

The number of generated cells n_{CI} n_{CI} n_{CI} and the number of patches on an integration cell $n_{\omega C}$ correlate with the costs for the integration \mathcal{C}_{NI} \mathcal{C}_{NI} \mathcal{C}_{NI} .

Both approaches presented in section [2.4.2](#page-22-0) generate the minimal number of patches per cell. And therefore the costs for the evaluation at an integration point \mathcal{C}_{EI} \mathcal{C}_{EI} \mathcal{C}_{EI} are minimal in both cases. For the number of integration cells n_{CI} n_{CI} n_{CI} we recall from [2.4.3,](#page-27-0) that for the [Tensor-Product](#page-23-0) [Approach](#page-23-0) n_{CI} n_{CI} n_{CI} is only a constant factor^{[9](#page-33-3)} larger than that of the [Tree-Based Approach.](#page-22-0)

The first modification for the [Tensor-Product Approach](#page-23-0) proposed in section [2.4.2](#page-23-0) would lead to a massive increase of the costs for the evaluations \mathcal{C}_{EI} \mathcal{C}_{EI} \mathcal{C}_{EI} since it requires the evaluation of the weight and base functions of all neighbors of a patch. The complexity of the decomposer would not be affected.

We summarize, that the decomposers have a complexity of $O(N)$ $O(N)$ $O(N)$ $O(N)$, but the prefactor may be large.

 8 In case of adaptive refinement the number of neighbors of a patch $card(C_i)$ $card(C_i)$ $card(C_i)$ $card(C_i)$ may be larger but in all cases the number of neighbors is a lot smaller than the number of patches $card(C_i) \ll N$ $card(C_i) \ll N$ $card(C_i) \ll N$ $card(C_i) \ll N$ $card(C_i) \ll N$.

 9 Only for uniform [h-refinement,](#page-80-4) for adaptive [h-refinement](#page-80-4) the factor seems to converge to 2, see tables [2.1](#page-28-2) and [2.2.](#page-29-2)

3 Implementation

In this chapter we present the implementation of the decomposition and the integration described in the previous chapter. Therefore, we give an overview about Compute Unified Device Architecture (CUDA) which is used for the [GPGPU-](#page-10-9)implementation and the technologies used in the framework on which the implementation is based. After that we give insight into some details of the implementation. Therefore, the general workflow is presented first. Then the memory layout as well as the implementation of the algorithms presented in the previous chapter are discussed. Finally we depict the properties and limitations of the implementation.

3.1 CUDA

[CUDA](#page-10-0) was introduced by NVIDIA[™] in 2006 as a new parallel computing platform and programming model [\[19\]](#page-83-0). It aims at simplifying the usage of the performance of [GPUs](#page-10-2) for [GPGPU.](#page-10-9) In the following relevant aspects of [CUDA](#page-10-0) for the implementation are presented. For concepts not covered in this introduction one may start with *CUDA C Programming Guide* [\[13\]](#page-82-6). The *CUDA API Reference Manual* [\[11\]](#page-82-7) gives a complete overview about the [CUDA](#page-10-0) [application programming interface \(API\).](#page-10-10)

To understand how [CUDA](#page-10-0) is used, some basic understanding of the hardware features of NVIDIA's [GPUs](#page-10-2) is required. Figure [3.1](#page-35-2) gives a schematic overview of the components of such a [GPU](#page-10-2) which we in the following refer to as device (compared to the [CPU,](#page-10-4) which we refer to as host). A device consists of multiple [Streaming Multiprocessorss \(SMs\)](#page-10-7) and multiple memories. The number of multiprocessors varies from type to type, but the features of a single [SM](#page-10-7) is defined by its [Compute Capability](#page-80-0) [\[13,](#page-82-6) p. 12f.]. A [SM](#page-10-7) can execute multiple threads in parallel which are organized in [warps,](#page-80-7) that are executed at the same time while other [warps](#page-80-7) on the same [SM](#page-10-7) are inactive. The registers of a [SM](#page-10-7) are split to the number of threads executed on it, but are local to the thread and can not be used for inter thread communication. The shared memory and L1 Cache are used by all threads of a [SM](#page-10-7) where Shared Memory can be used to share data between threads of a thread block^{[1](#page-34-3)} and L1 caches access to global memory. Not shown in the figure is the read-only cache which is located in each [SM](#page-10-7) for devices with [Compute Capability](#page-80-0) higher than 3.0. L2 caches all these access for all [SMs.](#page-10-7) The global memory is a [dynamic random-access memory \(DRAM\)](#page-10-11) which can be accessed by all threads and is used for the communication with the host as well. For detailed specification and limitations for all these components see the *CUDA C Programming Guide* [\[13,](#page-82-6) p. 148 ff.].

¹The concept of thread blocks and this limitation is explained in subsection [3.1.3.](#page-36-0)

3 Implementation

Figure 3.1: The hardware components of a [CUDA](#page-10-0) capable [GPU](#page-10-2) from [NVIDIA™](#page-0-0) with [Compute Capability](#page-80-0) 2.x, based on [\[10,](#page-82-8) p. 26]

In the following paragraphs the usage of these hardware features by the [CUDA](#page-10-0) [API](#page-10-10) is explained. We start with the presentation of the basic execution model. Based on that, we take a look at the thread hierarchy and the memory structure. Then we put the knowledge gained into the context of the infrastructure given by the implementation upon which we built.

3.1.1 Execution Model

In this section we focus on how the [GPU](#page-10-2) can be utilized by the host. The basic process is shown in figure [3.2.](#page-36-1) At first the parameters for execution are transferred from host to device. This is done by a memory copy from the host's main memory to the device's global memory using [API](#page-10-10) functions. Then, the [kernel,](#page-80-1) a special C function which is executed in parallel by a specified number of [CUDA](#page-10-0) threads [\[13,](#page-82-6) p. 7], is launched by the host. The CUDA threads are organized in thread blocks, which are explained in subsection [3.1.2.](#page-35-1) Synchronization between host and device enables waiting for a [kernel](#page-80-1) to finish. Afterwards the results are fetched from the device's global memory to host's main memory.

3.1.2 Thread Hierarchy

As mentioned in the previous sections, threads^{[2](#page-35-4)} are organized in thread blocks. The grid, which holds all the threads executed in one [kernel,](#page-80-1) consists of multiple thread blocks. This

²A [CUDA](#page-10-0) thread cannot, in contrast to an ordinary [CPU](#page-10-4) thread, be scheduled independently, but has its own registers and program pointer.

Figure 3.2: The [CUDA](#page-10-0) Execution Model [\[7,](#page-82-0) p. 14] based on [\[13,](#page-82-1) p. 12]

hierarchy is shown in figure [3.3.](#page-37-0) The number of threads in a thread block can be specified at [kernel](#page-80-0) launch time and is limited by the [Compute Capability.](#page-80-1) The number of thread blocks, which is limited as well, is normally calculated from the number of threads used in the [kernel](#page-80-0) launch and the number of threads per thread block. The concept of [warps](#page-80-2) is fundamental to understand how the size of a thread block should be chosen.

Multiple thread blocks are assigned to a multiprocessor. These thread blocks are partitioned into groups called [warps.](#page-80-2) These [warps](#page-80-2) are scheduled by the warp scheduler of a [SM.](#page-10-1) They start at the same program address and execute exactly the same instructions. If a condition occurs, in which different branches are chosen, all branches are executed sequentially, which massively decreases performance.[3](#page-36-0) Only the threads which do need to execute the instructions in a given branch actually execute them, the rest idles. This technique is referred to as [Single](#page-10-2) [Instruction Multiple Threads \(SIMT\)](#page-10-2) by NVIDIA [\[13,](#page-82-1) p. 63ff.]. To allow as many threads as possible to be scheduled in parallel on one [SM](#page-10-1) the number of divergent branches in a thread block and the number of registers used by one thread should be minimized.

Threads of one thread block can wait for all other threads of a thread block to reach a specific point in the [kernel.](#page-80-0) [4](#page-36-1) This is needed when using shared memory which is introduced in section [3.1.3.](#page-36-2)^{[5](#page-36-3)} Synchronization of threads of the same thread block implies additional overhead. Therefore, to maximize the performance synchronization should be used well-considered.

³This situation is referred to as branch divergence.

⁴This concept is known form [CPUs](#page-10-3) as "thread fence" or "memory fence".

⁵Synchronization of threads of different thread blocks isn't supported. For cuda [kernels](#page-80-0) it is always assumed, that thread blocks can be executed independently.

Figure 3.3: The [CUDA](#page-10-0) Thread Hierarchy [\[7,](#page-82-0) p. 14] based on [\[13,](#page-82-1) p. 9]

3.1.3 Memory Hierarchy

Besides the thread hierarchy the different memories provided by [CUDA](#page-10-0) determine how a task should be parallelized. We present the different memories from local to global scope. See figure [3.4](#page-38-0) for an illustration of the memory hierarchy. Each thread has registers which are only accessible by the thread itself. The registers of a [SM](#page-10-1) are distributed among all threads of all active [warps](#page-80-2) on a [SM.](#page-10-1) Because the registers are assigned to a thread for the whole kernel, stopping and restarting a thread^{[6](#page-37-1)} can be done with minimum overhead. For devices of [Compute Capability](#page-80-1) between 2*.*0 and 3*.*0 the number of registers per thread is limited by 63 and for devices of [Compute Capability](#page-80-1) 3*.*5 by 255 [\[13,](#page-82-1) p. 50]. Thus, the number of registers used by a thread should be minimized to maximize the number of threads which are executed in parallel.[7](#page-37-2) The number of registers used should therefore be minimized, as mentioned in

 6 The warp scheduler does this when all threads of a thread block wait for memory and another thread block is executed in the mean while.

⁷In [\[23\]](#page-83-0) it is shown, that optimizing performance at instruction level can improve the performance even when this reduces the number of threads executed in parallel.

Figure 3.4: The [CUDA](#page-10-0) Memory Hierarchy based on [\[13,](#page-82-1) p. 11]

section [3.1.2.](#page-35-0) If more memory is needed by a thread, than is available in registers, register spilling occurs. This is explained in the introduction to local memory at the end of this section [\[13,](#page-82-1) p. 73].

Shared memory is an on-chip memory which is accessible by all threads of a thread block [\[13,](#page-82-1) p. 21 ff.]. Since it is on-chip, see figure [3.1,](#page-35-1) it is very fast if employed optimally, yet it is significantly slower than registers. It has a maximum size of 48KB for devices of [Compute](#page-80-1) [Capability](#page-80-1) > 2.0 and the same physical memory ($64KB$ in total) is used as an L1 cache for global memory access. The division of the memory can be configured at [kernel](#page-80-0) launch time [\[13,](#page-82-1) p. 21 ff.].^{[8](#page-38-1)}

All threads of a grid can access global memory. This is the [GPU'](#page-10-4)s [DRAM.](#page-10-5) It has a high latency and low bandwidth, compared with registers or shared memory [\[13,](#page-82-1) p. 73]. As described in [\[13,](#page-82-1) p. 71ff.], the memory throughput depends massively on access patterns. If threads of a [warp](#page-80-2) are accessing memory addresses next to each other, the memory requests are merged into one transaction. To achieve access patterns which allow coalesced memory access, the memory layout often differs completely from the one used on a [CPU.](#page-10-3) When adjacent threads access memory addresses which are next to each other the access are coalesced in one memory transaction. If not, multiple memory transactions are required. Figure [3.5](#page-39-0) illustrates these two different situations. For details about coalesced and non-coalesced access see [\[12,](#page-82-2) p. 24 ff.]. All access from all [SMs](#page-10-1) to global memory are cached by a L2 cache.

⁸There are two possible configuration: 48KB used as cache and 16 as shared memory, or vise versa.

3 Implementation

Figure 3.5: Coalesced vs. non coalesced memory access based on [\[12,](#page-82-2) p. 28]

Figure 3.6: The phases to solve a given [BVP](#page-10-6) by the framework

As described before, if a thread uses more variables than registers are available, register spilling occurs. This means, that the variables are stored in local memory. Local memory resides in global memory space which means, that the same latency and throughput deficiency as global memory. The compiler organizes local memory, in a way, that optimizes it for coalesced access [\[13,](#page-82-1) p. 74].

In addition to these more or less general memory levels, there is constant memory [\[13,](#page-82-1) p. 74 f.] and a texture and surface memory [\[13,](#page-82-1) p. 75]. The constant memory has an extra cache, but only can be initialized from host before [kernel](#page-80-0) launch. Therefore, it should be used for constants, as the name suggests.

We can summarize, that the memory hierarchy has significant influence on design of the memory layout used by an application. Algorithms need to be designed in a very specific way to efficiently utilize the given architecture.

3.2 Framework Integration

The implementation presented in the following is based on a [PMPUM-](#page-10-7)implementation, on which [\[20\]](#page-83-1) and [\[24\]](#page-83-2) are based. We describe how the framework splits up the approximation of a [PDE](#page-10-8) into steps and which of these steps are implemented using [GPGPU.](#page-10-9) We give a short overview about these steps shown in figure [3.6.](#page-39-1)

As described in section [2.4.1,](#page-19-0) a cover needs to be constructed for the given domain. The algorithm for the cover construction can be found in [\[8,](#page-82-3) p. 98 ff.]. Afterwards, the generated patches need to be subdivided into inner patches and boundary patches, which have an overlap with the domain boundary. We recall, that we only tackle inner patches using the [GPU.](#page-10-4) Subsequently, the domain needs to be decomposed into cells for which the patches with support on them are known. Different approaches to achieve this decomposition were discussed in

Figure 3.7: The phases to solve a given [BVP](#page-10-6) by the framework, with the [CUDA](#page-10-0) extension

section [2.4.](#page-19-1) For boundary patches, the intersection with the domain boundary requires the approximation of the domain, which is done using triangulation. Every cell needs to be integrated to calculate the weak form. This is achieved by evaluating the base functions ψ_i^n of the local approximation space $V_i^{p_i}$ $V_i^{p_i}$ and scaling them by the partition of unity φ_i for each integration point^{[9](#page-40-0)} on all cells. Afterwards, these base functions are used to evaluate the weak form, given by the [PDE](#page-10-8) to solve. This generates the stiffness matrix *[A](#page-11-1)* and the right-hand side vector \hat{f} \hat{f} \hat{f} of a system of linear equations. The last step is required to solve this system and write the output.

A parallelization of the given [PMPUM-](#page-10-7)implementation using [Message Passing Interface \(MPI\)](#page-10-10) is presented in [\[24\]](#page-83-2). This parallelization enable the usage of [computer clusters](#page-80-3) for the distributed computation of a solution. Therefore, the patches are distributed among the [cluster nodes](#page-80-4) for decomposition and integration. The intention of the [GPU-](#page-10-4)implementation is, to utilize one or more [GPUs](#page-10-4) to acceleration the computation on a [cluster node.](#page-80-4) The steps accelerated using [CUDA](#page-10-0) are the decomposition of the patches into a integration cells and the integration of the same.

The decomposition and integration is designed as an add-on-library for the existing [PM-](#page-10-7)[PUM-](#page-10-7)implementation. The differences of the workflow for the inner patches in the [GPU](#page-10-4)implementation and the given [PMPUM-](#page-10-7)implementation are presented in the following. The cover generation provides the neighborhood for each patch. The neighborhoods of all inner patches are transferred to the [GPU.](#page-10-4) Then a [CUDA-](#page-10-0)[kernel](#page-80-0) decomposes the domain and applies the biline[a](#page-12-2)r $a(\cdot, \cdot)$ $a(\cdot, \cdot)$ $a(\cdot, \cdot)$ and linear $l(\cdot)$ form on the generated integration cells. This requires the evaluation of the pum φ_i and base ψ_i^n functions of all patches M_c M_c on the integration cell at all integration points of the integration cell. After the results have been transferred back to the host where they are added to the host's stiffness matrix. This modified workflow for the inner patches is illustrated in figure [3.7.](#page-40-1)

Since the memory on a [GPU](#page-10-4) is in general much smaller than that of the host not all patches in W can be decomposed and integrated in one [kernel](#page-80-0) launch. Therefore, a scheduling algorithm, see algorithm [3.1,](#page-41-0) is employed to be able to compute the task for a larger number of patches. The set of patches decomposed and integrated in the i-th [kernel](#page-80-0) launch is denoted W_i W_i .

⁹The number of the integration points depends on the base functions used.

3.3 Memory Layout

As discussed in section [3.1.3](#page-36-2) the memory layout has massive influence on the performance. First, we focus on the layout for the parameters and then on the layout for the results.

For each patch ω_i contained in any neighborhood the following information needs to be transferred:

- the geometric e[x](#page-12-5)tent of t[h](#page-12-6)e patch given by its center x_i and stretch h_i
- type of the function space used on the patch
- the resolution 10

There are multiple layouts which should be considered. When using a [CPU,](#page-10-3) data of a patch should be stored in one piece and redundancies should be kept at a minimum. The layout for [GPUs](#page-10-4) however should be quite different as mentioned in section [3.1.3.](#page-36-2) We need to anticipate from section [3.4,](#page-43-0) that we use a thread per neighborhood, to understand the choice for the presented memory layout. To allow access from all threads to be coalesced the layout should store data items of all patches in one chunk. When two threads access the same information on different patches at the same time, their memory request can be handled in a single memory transaction.

The affiliation of patches to a neighborhood could be stored separately from the patches, this however would require additional effort in the preprocessing. We will clarify this additional effort. The resulting data structure would store the information for all patches in one location and the neighborhood information in another. A neighborhood, in this case is a list of indices referencing p[a](#page-12-2)tches. To evaluate the bilinear form $a(\cdot, \cdot)$ on an integration cell the indices of

¹⁰The resolution is the number of base functions of the function space used. For the polynomial space which is used in following the resolution is given [b](#page-12-7)y $b_i = \sum_{i=0}^{p} {d+i-1 \choose d-1}$ $b_i = \sum_{i=0}^{p} {d+i-1 \choose d-1}$.

noncoalesced access pattern

			Patch 0 Center[0] Center[1] Radius[0] Radius[1] alpha resolution functionSpaceType	
			Patch 1 Center ^[0] Center ^[1] Radius ^[0] Radius ^[1] alpha resolution functionSpaceType	
			Patch 2 Center[0] Center[1] Radius[0] Radius[1] alpha resolution functionSpaceType	
			Patch 3 Center[0] Center[1] Radius[0] Radius[1] alpha resolution functionSpaceType	
			Patch 4 Center[0] Center[1] Radius[0] Radius[1] alpha resolution functionSpaceType	
			Patch 5 Center[0] Center[1] Radius[0] Radius[1] alpha resolution functionSpaceType	
		coalesced access pattern		
			Patch 0 Center[0] Center[1] Radius[0] Radius[1] alpha resolution functionSpaceType	
			Patch 1 Center[0] Center[1] Redjus[0] Redjus[1] alpha resolution function SpaceType	
			Patch 2 Center[0] Center[1] Aad us[0] Rad us[1] alpha resolution function SpaceType	
			Patch 3 Center[0] Center[1] Radius[0] Radius[1] alpha resolution function SpaceType	
			Patch 4 Center[0] Center[1] Radius[0] Radius[1] alpha resolution function paceType	

Figure 3.8: Two different memory layouts for the patches W_i W_i (2D). The red and green lines represent the sorting in the memory. The layout with the red line leads to non coalesced access, while the green access pattern leads to coalesced access

all patches ω_j in the neighborhood of patch ω_i , from which the integration cell was generated, need to be known. Therefore, when scheduling is applied, one schedule computes the integral on the domain of a subset of the patches $W_i \subset W$ $W_i \subset W$. However, the neighborhood information of the patches, which are referenced in the current schedule, are required. This requires to copy the neighborhood information of theses additional patches. The set of these patches however can only be determined after the set of patches which are decomposed and integrated is known and thus also the set of additional patches can be computed. We will recall this version of the memory layout in section [4.10.1,](#page-61-0) where an illustration of the information required can be found.

By storing all patches for a neighborhood separately, we avoid this overhead in the preprocessing. This however duplicates the information on the patches which are in multiple neighborhoods of the current schedule. This leads to additional memory requests, but we expect this effect not be dramatic since we ensured coalesced access as described before. Figure [3.8](#page-42-0) compares the resulting memory layout to a memory layout typically used on [CPUs.](#page-10-3)

For the results a similar approach is required. First, we present a memory layout in [CPU](#page-10-3)fashion, used in the framework on which the implementation is build. Based on that, we present the layout used for the [GPU-](#page-10-4)implementation.

Each row of the matrix [A](#page-11-1), resulting from the ev[a](#page-12-2)luation of the bilinear form $a(\cdot, \cdot)$, represents a patch ω_i and its neighborhood C_i C_i . For each patch in the neighborhood ω_j , there is one non-zero entry in the row. An entry for a patch is a matrix $A_{(i,n),(j,m)}$ $A_{(i,n),(j,m)}$ $A_{(i,n),(j,m)}$ containing the scalar product of the base function values of the two patches $a(\varphi_i \psi_i^n, \varphi_j \psi_j^m)$ $a(\varphi_i \psi_i^n, \varphi_j \psi_j^m)$. The number of rows

and columns of this matrix depend on the num[b](#page-12-7)er of base functions b_i and b_j of the function spaces $V_i^{p_i}$ $V_i^{p_i}$ and $V_j^{p_j}$ $\omega_i^{p_j}$ defined on the two patches ω_i and ω_j .

The vector, resulting from the evaluation of the linear form, is organized as follows. Each component of the vector belongs to one patch ω_i . Every component itself is a vector, with the size of the num[b](#page-12-7)er of base function b_i of the function space $V_i^{p_i}$ $V_i^{p_i}$, used on the patch ω_i . For multiple linear forms or bilinear forms multiple vectors respectively matrices would be stored.

Since this memory layout leads to non-coalesced access for a [GPU-](#page-10-4)implementation a different approach is required. Since every thread operates on one neighborhood, we store the result per neighborhood and accumulate the results in a postprocessing step. The data should be organized in a way, that all threads access adjacent memory locations concurrently. Therefore, the innermost index is the index of the neighborhoods. The other indices are organized in the order in which the [kernel,](#page-80-0) see section [3.4,](#page-43-0) operates on them. For details on this memory layout see chapter [A](#page-68-0) in the appendix. A memory layout which avoids redundancies is discussed in section [4.10.1.](#page-61-0)

3.4 Kernel Design

The [kernel](#page-80-0) needs to decompose the domain of the inner patches Ω_I and integrate the resulting integration cells. Each thread operates on a patch ω_i and its neighbors C_i C_i . This gives the opportunity to abandon synchronization completely. The [Tensor-Product Approach,](#page-23-0) presented in section [2.4.2,](#page-23-0) is employed to generate the decomposition of the patch.

Algorithm 3.2 Kernel workflow

As presented in algorithm [3.2,](#page-43-1) each resulting integration cell needs to be integrated. The number of integration points used for the integration depends on the function space V^{P_i} used on

the patches with support on the cell.^{[11](#page-44-0)} The reference integration points, of the Gauss–Legendre quadrature used, are stored in constant memory and transformed to the cell. The first step of the evaluation at a given integration point is the evaluation of the weight functions ω_i for all patches. Afterwards, the base functions ψ_i^n for the function spaces V^{P_i} on all patches are evaluated. Then they are scaled using the partition of unity $\varphi_i(x) = \frac{W_i(x)}{\sum_{x \in G_i} W_i(x)}$ $\frac{W_i(x)}{w_k \in C_i} W_k(x)$, which is calculated from the weight functions, evaluated in the previous step. The evaluation of the linear $l(u)$ and bilinear $a(u, v)$ forms generate the resulting vectors and matrices.

3.5 Implementation Properties and Limitations

Every implementation requires design decisions which have major impact on the results. In the following the most important properties and limitations of the implementation are presented:

- 1. The polynomial degree used in V^{PU} is set at compile time. This disqualifies the usage of p-refinement.[12](#page-44-1)
- 2. The space dimension is set at compile time, as well. Since the [PMPUM-](#page-10-7)framework utilizes the same approach, this is no real limitation.
- 3. Since all threads operate on their own result data, a postprocessing step is required to accumulate the results. Each [CUDA](#page-10-0) thread writes a matrix composed of a row and column for each neighbor. Every entry is a matrix again with the dimensions of the function spaces as number of rows respectively columns. This leads to multiple matrices, one for each neighbor, which need to be accumulated to form the required result where only one matrix represents the bilinear form of two overlapping patches. Strategies how to avoid this are discussed in section [4.10.1.](#page-61-0)
- 4. A thread block size of 128 is chosen but changing this to reasonable values has no significant influence on the performance.
- 5. For the ev[a](#page-12-2)luation of the bilinear form $a(\cdot, \cdot)$ and the linear form $l(\cdot)$, all base functions ψ_i^n of all patches with support on a patch C_i C_i need to be evaluated. The memory required for these [b](#page-12-7)ase functions is given by $b_i \cdot n_{\omega C}$. Here b_i is the number of the base functions and $n_{\omega C}$ is the number of patches with support on an integration cell. As mentioned in section [2.4.1,](#page-19-0) $n_{\omega C}$ if limited by 4 for uniform [h-refinement.](#page-80-5) The number of base functions b_i b_i , is given in table [3.1,](#page-45-0) de[p](#page-12-8)ends on the polynomial degree p of the local approximation spaces $V_i^{p_i}$ $V_i^{p_i}$. As mentioned in section [3.1.3](#page-36-2) at most 32 KB of the Shared Memory can be used as L1 cache for devices of [Compute Capability](#page-80-1) ≥ 2.0 . Together with at most 63 registers the size of fast memory per thread is limited to $48KB/128 + 4B \cdot 63 = 636B$ ^{[13](#page-44-2)}

 11 Only the polynomial space is analyzed in the following, note that the [PMPUM](#page-10-7) supports enrichment functions which require additional integration points.

 12 p-refinement is refinement by increasing the polynomial degree used.

 13 This is only the case if no information is shared by the threads of a thread block. If information is shared each thread has $4B \cdot 63 = 252B$ of memory and in addition to that, every thread block has $48KB$ of memory. For an approach that enables sharing of information between threads see section [4.10.4](#page-63-0)

\boldsymbol{p}	$\# \text{scalar} (2D)$	size in Bytes (double)	size in Bytes (single)
Ω		32	16
	12	96	48
$\overline{2}$	24	192	96
3	40	320	160
$\overline{4}$	60	480	240
5	84	672	336

Table 3.1: The memory requirement of the base functions ψ_i^n for all patches with support on a cell

The maximum of the Shared Memory/L1 cache is used as cache and is shared by all threads of a thread block with size 128. Since additional memory is needed, i.e. the decomposer requires to store all split points, the size of the available fast memory may limit the overall performance.

6. The implementation uses up-to-date features such as dynamic memory allocation^{[14](#page-45-1)} and separate compilation to decrease build time. Due to the usage of these features [CUDA](#page-10-0) 5*.*0 and devices with [Compute Capability](#page-80-1) *>*= 2*.*0 are required.

¹⁴Since dynamic memory allocation should be minimized for high performance [CUDA](#page-10-0) code, it's only used for the instantiation of structures which are depending on problem parameters, such as the function space or operators used, except those listed.

4 Results

In this chapter experiments are presented which allow the evaluation of the implementation and discussion of recommendations for further improvements of the implementation. First, we present the hardware and metric used and afterwards we present the different experiments that were conducted.^{[1](#page-46-0)} The chapter closes with a summary of the results and the recommendations for further improvements.

4.1 Hardware and Metrics

Multiple hardware configurations were used for the experiments. If not noted otherwise the configuration given in table [4.1](#page-46-1) was used. To investigate the performance on other [GPUs](#page-10-4) we consider the [GPUs](#page-10-4) listed in table [4.2.](#page-47-0)

4.1.1 Hardware

Table 4.1: Reference system configuration

^a the --arch flag is set according to the [Compute Capability](#page-80-1) given in table [4.2](#page-47-0) when using other [GPUs](#page-10-4)

The table provides the most relevant characteristics for performance measurements. It shows that the peak [DP](#page-10-11) performance^{[2](#page-46-2)} of the [Geforce GTX 560 Ti](#page-0-0) is about 3.4 times higher than that of a single core of the [Intel i7 2600k.](#page-0-0) For [SP](#page-10-12) the peak performance is however about 41*.*4 times higher. We note, that the NVIDIA[™] K20 outruns the [Intel i7 2600k](#page-0-0) (using all 4 cores) in [DP](#page-10-11) performance. The [NVIDIA™](#page-0-0) K20 is 10*.*75 times faster than an [Intel i7 2600k](#page-0-0) utilizing

 $^1\mathrm{A}$ framework for automated installation, execution and evaluation was written in python.

²floating point performance is measured in [giga floating point operations per second \(gflops\).](#page-10-13)

^a only when using a single core with maximum turbo, otherwise 27.2 [gflops](#page-10-13) per core [\[5\]](#page-82-4)

^b according to [\[6\]](#page-82-5)

^c according to [\[17\]](#page-83-3)

^d the single precision performance can be calculated from the shader clock frequency, given as *Processor Clock*, and the number of cuda cores both given in [\[17\]](#page-83-3), since [FMA-](#page-10-14)instructions are used the results needs to be multiplied by 2

^e according to [\[21\]](#page-83-4) the GTX 560 Ti's double precision performance is $1/12$ of the single precision performance

f according to [\[16\]](#page-82-6)

 $^{\rm g}$ can be retrieved via the [CUDA](#page-10-0) [API](#page-10-15)

^h according to [\[15\]](#page-82-7)

all 4 cores. For [SP](#page-10-12) however the performance of the [Geforce GTX 560 Ti](#page-0-0) and the [NVIDIA™](#page-0-0) [K20](#page-0-0) is higher than that of the [Intel i7 2600k.](#page-0-0)

4.1.2 Metric

For the experiments presented in the following sections the following metric is used for the performance of an implementation:

$$
\frac{t/dof}{dof}
$$

Here *[t](#page-13-3)* is the duration in seconds and *[dof](#page-12-11)* is the number of degrees of freedom. The number of degrees of freedom for the [PMPUM](#page-10-7) is given by:

$$
N \cdot b_i = (2^d)^l \cot \sum_{i=0}^p \binom{d+i-1}{d-1}
$$

Here *[N](#page-11-7)* is the number of patches, which depends on the space dimension *[d](#page-12-9)* and the level *[l](#page-12-12)*, and b_i b_i is the number of base functions [p](#page-12-8)er patch which depends on the polynomial degree p used.[3](#page-47-1)

³See section [2.5](#page-29-0) for a derivation of *[N](#page-11-7)* and b_i b_i .

Figure 4.1: The performance of the integration on Ω_I of the [CPU-](#page-10-3)implementation \mathcal{P}_{CPU} . See table [B.4](#page-71-0) in the appendix for the data on which this figure is based.

4.2 Experiment: Overall Performance

The first experiment was conducted to estimate the performance of the implementation. To that end, the performance of the integration of the domain of the inner patches Ω_I for discretization of the model problem (presented in section [2.1\)](#page-16-0) in 2D is examined.^{[4](#page-48-0)} In this experiment we use the [Geforce GTX 560 Ti](#page-0-0) and the [Intel i7 2600k](#page-0-0) as reference. Since [DP](#page-10-11) is used we expect a maximum performance boost by a factor of 3*.*4 because we use a single core of the [Intel i7](#page-0-0) [2600k.](#page-0-0) Figure [4.1](#page-48-1) shows the performance \mathcal{P}_{CPU} of the [CPU-](#page-10-3)implementation.

We compare it to the performance \mathcal{P}_{GPU} achieved on the [Geforce GTX 560 Ti,](#page-0-0) which is shown in figure [4.2.](#page-49-0) For an easier comparison figure [4.3](#page-49-1) shows the quotient $\mathcal{P}_{CPU} / \mathcal{P}_{GPU}$. We see, that the performance of the [GPU-](#page-10-4)implementation is higher than the performance of the [CPU-](#page-10-3)implementation. We note, that for the best case (polynomial degree 1) the performance of the [GPU-](#page-10-4)implementation is about 2*.*5 times higher than the one of the [CPU](#page-10-3) implementation. Since we expected a maximum of 3*.*4, see section [4.1.1,](#page-46-3) we note, that an improvement of the performance of 70% compared to the theoretical maximum is reached for polynomial degree 1. We can however determine more characteristics from the figures.

1. The figures only show data for higher levels *[l](#page-12-12)* since for lower levels not enough threads can be spawned to utilize [GPU.](#page-10-4) [5](#page-48-2) This suboptimal utilization is caused by the fact, that a [GPU](#page-10-4) is organized in [SMs](#page-10-1) which operate on thread blocks. If not enough thread blocks are launched to utilize all [SMs](#page-10-1) the performance drops. Since we launch a thread for each patch and we use thread blocks of size 128 and the [Geforce GTX 560 Ti](#page-0-0) has 8 [SMs](#page-10-1) we

⁴To verify that nothing was omitted during the experiments the overall duration for the discretization was measured. The results of these measurements, which do include the integration of the whole domain Ω instead of only the inner domain Ω_I , are given in the tables [B.1,](#page-70-0) [B.2](#page-70-1) and [B.3](#page-71-1) in the appendix.

⁵ see the corresponding tables [B.4,](#page-71-0) [B.5](#page-71-2) and [B.6](#page-72-0) for data of lower levels.

Figure 4.2: The performance of the integration on Ω_I of the [GPU-](#page-10-4)implementation \mathcal{P}_{CPU} . See table [B.5](#page-71-2) in the appendix for the data on which this figure is based.

Figure 4.3: The relative performance of the integration on Ω_I of the [CPU](#page-10-3) and [GPU](#page-10-4)implementations P_{CPU}/P_{GPU} . See table [B.6](#page-72-0) in the appendix for the data on which this table is based.

need at least 128 · 8 patches, to be computed by the [GPU.](#page-10-4) This means, that only for level $l \geq 5$ $l \geq 5$ we reach acceptable utilization of the [GPU](#page-10-4) in the 2D case. Since the duration of the integration on lower levels is irrelevant for the overall performance, in the following, we on[l](#page-12-12)y examine the performance for level $l \geq 5$.

2. As stated in section [2.5](#page-29-0) the complexity of the integration depends on the level *[l](#page-12-12)* used. It should grow by a constant factor and therefore the metric of the value is expected to be constant. Figure [4.3](#page-49-1) confirms this for all polynomial degrees, except for polynomial degree 0, for high levels.

3. As stated in section [2.5](#page-29-0) the complexity of the integration depends on the polynomial degree. We expect a growing effort for increasing polynomial degree *[p](#page-12-8)*. As we see in figure [4.2](#page-49-0) the performance doesn't seem to correlate in the expected way. For polynomial degree 1 the performance is better than for polynomial degree 0. Therefore, we need to examine this further.

Overall, the performance reached when using [DP](#page-10-11) is good for the [Geforce GTX 560 Ti \(Geforce](#page-0-0) [GTX 560 Ti\).](#page-0-0) However, the performance doesn't correlate with the complexity given in section [2.5.](#page-29-0) In the following experiment, we therefore analyze the performance depending on the problem parameters.

4.3 Experiment: Performance depending on Problem Parameters

In the previous experiment we found, that the performance depending on the polynomial degree doesn't seem to grow according to the values determined in section [2.5.](#page-29-0) Thus, in this experiment we examine the performance of the implementation depending on these parameters. We choose the same setup and data as in the previous experiment.

We recall from section [2.5,](#page-29-0) that the complexity grows by a factor of 4 for an increase of the level *[l](#page-12-12)* by 1 in 2D. Table [4.3](#page-50-0) shows these factors for the [GPU-](#page-10-4)implementation.

As we see for high levels, the duration of the [GPU-](#page-10-4)implementation correlates nearly perfectly with the complexity specified.

For the dependency of the duration of the [GPU-](#page-10-4)implementation on the polynomial degree *[p](#page-12-8)* we recall, that for an increase of the [p](#page-12-8)olynomial degree from $p-1$ to p an increase of the duration

of $\left(\frac{\lceil \frac{p+1}{2} \rceil}{\lceil p \rceil}\right)$ $\lceil \frac{\tilde{p}}{2} \rceil$ $\bigg\}^2 \cdot \frac{2+p}{p}$ $\bigg\}^2 \cdot \frac{2+p}{p}$ $\bigg\}^2 \cdot \frac{2+p}{p}$ $\frac{+p}{p}$ $\frac{+p}{p}$ $\frac{+p}{p}$ is expected. Table [4.4](#page-51-0) shows these factors for the [GPU-](#page-10-4)implementation.

The factors differ from those expected. Especially the factor between polynomial degree 0 and 1 isn't as high as expected. There are multiple reasons for this behavior:

1. The number of integration points in the actual implementation is chosen to be $n_{NI} =$ $n_{NI} =$ $n_{NI} =$ $(p+1)^d$ $(p+1)^d$ $(p+1)^d$ $(p+1)^d$ instead $n_{NI} = \left(\frac{p+1}{2}\right)$ $n_{NI} = \left(\frac{p+1}{2}\right)$ $n_{NI} = \left(\frac{p+1}{2}\right)$ $\frac{+1}{2}$ ^{[d](#page-12-9)} which was derived in section [2.5.](#page-29-0) This was done to utilize

the same number of integration points as the [CPU-](#page-10-3)implementation to reach comparability. The resulting reference values for both formulas for n_{NI} n_{NI} n_{NI} are given. We can inspect, however that there is no obvious correlation with both reference values.

- 2. The influence of the postprocessing step, described in section [3.5,](#page-44-3) might decrease with the required total effort. Thus in the experiment presented in section [4.4](#page-51-1) we investigate which part of implementation is most accountable for the duration.
- 3. The mapping of the algorithm to [CUDA](#page-10-0) might limit the performance which can be reached. The amount of fast memory per thread^{[6](#page-51-2)} is, however, limited for all possible implementations. Since the base functions need to be available for each pair of patches on an integration cell, which also applies to all possible implementations, it will be hard to design an efficient mapping for higher polynomial degree *[p](#page-12-8)*.

Altogether, the performance of the implementation correlates with the complexity given in section [2.5](#page-29-0) for the [l](#page-12-12)evel *l*. For the [p](#page-12-8)olynomial degree p , however, we don't see the expected correlation and thus we need to investigate this further. Therefore, in the next experiment we analyze the performance of the different steps of the [GPU-](#page-10-4)implementation.

4.4 Experiment: Performance of different Steps of the GPU-Implementation

In this experiment, we analyze the different steps of the implementation, as presented in section [3.2.](#page-39-2) This is especially interesting since it might be the reason for the unexpected trend of the performance for lower polynomial degrees. The [GPU-](#page-10-4)based discretization is split, as presented in section [3.2,](#page-39-2) into the following steps:

- the preparation consisting of the copy of the neighborhoods to the [GPU'](#page-10-4)s global memory
- the [kernel](#page-80-0) which decomposes the inner domain Ω_I and performs the integration required to ev[a](#page-12-2)luate the bilinear $a(\cdot, \cdot)$ $a(\cdot, \cdot)$ $a(\cdot, \cdot)$ and linear $l(\cdot)$ form.

 6 As described in section [3.5.](#page-44-3)

Table 4.5: The ratio of the duration of the preprocessing and the whole [GPU-](#page-10-4)implementation. See tables [B.5](#page-71-2) and [B.7](#page-72-1) for the data on which this table is based.

Table 4.6: The ratio of the duration of the [kernel](#page-80-0) and the whole [GPU-](#page-10-4)implementation. See tables [B.5](#page-71-2) and [B.8](#page-72-2) for the data on which this table is based.

• the postprocessing which copies the result back to the host and adds the result to the global data structures. Since for each neighborhood the results are stored separately, this step implies the summation of 9 matrices instead of the copy of 1 matrix for each neighbor in a neighborhood.

Since the preprocessing consists only of copies the duration is expected not to be significant. The postprocessing however might have influence on the performance because of the required accumulation of the results.

Table [4.5](#page-52-0) shows the proportion of the duration of the preparation step of the overall duration. Tables [4.6](#page-52-1) and [4.7](#page-53-0) show the same proportion for the duration of the [kernel](#page-80-0) respectively the postprocessing.

The first table shows that the preprocessing does not account for a significant proportion of the overall duration. As expected the situation is different for the postprocessing. Table [4.7](#page-53-0) shows that for smaller polynomial degree *[p](#page-12-8)* the duration of the postprocessing dominates the duration of the [kernel.](#page-80-0)

Recalling the reason for this experiment from the previous experiment the distorted behavior for lower polynomial degree is explained by the fact, that the duration of the postprocessing dominates, that of the [kernel.](#page-80-0) Since, other strategies which avoid the host-based accumulation of the results affect the performance of the preprocessing and the [kernel,](#page-80-0) it's hard to tell which **Table 4.7:** The ratio of the duration of the postprocessing and the whole [GPU-](#page-10-4)implementation. See tables [B.5](#page-71-2) and [B.9](#page-73-0) for the data on which this table is based.

effect on the behavior would result from applying such a strategy. For details on a strategy which does not require host-based accumulation see section [4.10.1.](#page-61-0)

Another reason for the unexpected behavior of the duration should be considered for larger polynomial degree. In section [3.5](#page-44-3) we discussed, that local resources should be minimized to maximize the performance. For increasing polynomial degree, however, the number of base functions and thus the requirements for local resources increases. If these are not available the performance drops due to many uncached and therefore slow global memory access.

In total the multiplication of the result data structure, which was chosen to avoid atomic memory access on the [GPU,](#page-10-4) shifts a significant amount of computations to the [CPU.](#page-10-3) For smaller [p](#page-12-8)olynomial degree p this even dominates the performance. A strategy to improve this is presented in section [4.10.1.](#page-61-0) In the next experiment, we present results with single precision which decreases the requirements for local resources, which seem to be the performance limiter for larger polynomial degree. In addition to that, we analyze data from the profiler for [CUDA](#page-10-0) in the experiment, presented in section [4.6,](#page-54-0) to check this assumption.

4.5 Experiment: Single precision Performance

In the previous section we guessed, that excessive usage of local memory could be the reason for the behavior for larger polynomial degree *[p](#page-12-8)*. The memory requirements depend on the precision used. Thus we expect, that using [SP](#page-10-12) instead of [DP](#page-10-11) should result in an increased performance. This effect should be larger since as shown in table [4.2](#page-47-0) using [SP](#page-10-12) instead of [DP](#page-10-11) on the [Geforce GTX 560 Ti](#page-0-0) should result in a much higher performance. In fact it should increase the performance advantage over the [CPU\(](#page-10-3)[Intel i7 2600k\)](#page-0-0) from factor 3*.*4 to factor 41*.*4. In this experiment we thus utilize [SP.](#page-10-12) Table [4.8](#page-54-1) shows the ratio of the duration of the [CUDA-](#page-10-0)[kernel](#page-80-0) using [SP](#page-10-12) and [DP.](#page-10-11)

The table shows, that the performance using [SP](#page-10-12) and [DP](#page-10-11) is identical, except from differences, that are caused by measurement errors.^{[7](#page-53-1)} Thus in the following we discuss possible reasons for this unexpected result:

⁷See tables [B.11,](#page-73-1) [B.12](#page-74-0) and [B.13](#page-74-1) for details on the duration of the different steps when using [SP.](#page-10-12)

- 1. The [occupancy](#page-80-6)^{[8](#page-54-2)} could be low and limit the performance in the [SP](#page-10-12) case. In the [DP](#page-10-11) case this would not affect the performance since only ¹*/*¹² of the floating point units can be utilized and thus for a lower [occupancy,](#page-80-6) the limiter of the performance would still be the number of floating point units of the [ALU.](#page-10-16)
- 2. The memory bandwidth or more likely the memory access patterns could be the reason why the performance isn't higher for [SP](#page-10-12) than for [DP.](#page-10-11) The memory bandwidth is the same for [SP](#page-10-12) and [DP](#page-10-11) and thus bad access patterns may not affect the [DP](#page-10-11) performance but limit the [SP](#page-10-12) performance. Thus the [SP](#page-10-12) performance is an indicator, that the implementation is [memory bound.](#page-80-7) However the access patterns seem to be correct in theory.^{[9](#page-54-3)} Thus accesses to local memory could be the problem since it's physically the same memory.
- 3. As mention in the previous point, the usage of too many local resources reduces the performance. When more memory is used by a thread than is available in registers, local memory is used. Local memory, however, is, as mentioned in section [3.1.3](#page-36-2) only coalesced global memory. Thus using local memory means, that data that we would like to store in very fast registers is swapped out to the very slow global memory. When this situation occurs extensively, is has massive impact on the performance. Thus, reducing the amount of local resources may increase the performance drastically. For a recommendations how to achieve that, see sections [4.10.3](#page-63-1) and [4.10.4.](#page-63-0)

We summarize, that this experiment showed, that the performance is limited by the occupancy and that the implementation is likely to be [memory bound.](#page-80-7) In the following experiments we therefore examine if this statement holds using the profiler for [CUDA.](#page-10-0)

⁸ [occupancy](#page-80-6) is the ratio of the active [warps](#page-80-2) on a [SM](#page-10-1) of the maximum number of [warps](#page-80-2) supported by the [SM.](#page-10-1) Therefore, it limits the utilization of the [SM'](#page-10-1)s [arithmetic and logic unit \(ALU\)](#page-10-16) [\[13,](#page-82-1) p. 69]. However, the relation between occupancy and performance is complex, for details see [\[23\]](#page-83-0).

 $^9\!$ For an improved memory layout for the parameters see section [4.10.1.](#page-61-0)

Table 4.9: The [occupancy](#page-80-6) of the [SMs](#page-10-1) when executing the [kernel](#page-80-0) for the decomposition and integration of Ω_I .

4.6 Experiment: Profiler Data Analysis

The experiment, presented in the previous section, hypothesizes, that the implementation is memory bound. Therefore, in this experiment we analyze data collected using the profiler provided by NVIDIA[™] [\[18\]](#page-83-5). The first guess in the previous experiment was, that [occupancy](#page-80-6) may limit the performance. This assumption is reasonable since, as discussed in section [3.5,](#page-44-3) the implementation requires a serious amount of local resources and therefore only less warps can be executed in parallel on a [SM](#page-10-1) in parallel.

Table [4.9](#page-55-0) shows the [occupancy](#page-80-6) measured by the profiler for the implementation.

We see, that the assumption was correct and the occupancy for the implementation is only 33% for polynomial degree 0 and decreasing for increasing polynomial degree. The correlation between occupancy and performance is complex, for details see [\[23,](#page-83-0) p. 25ff.]. We note however that for an implementation for that threads are likely to be stalled^{[10](#page-55-1)} often occupancy has an significant influence. Therefore, the peak performance, presented in section [4.1.1](#page-46-3) is likely to be reduced, but the exact factor is unknown. As discussed in the previous experiment the performance isn't influenced in the same way for [DP](#page-10-11) as for [SP,](#page-10-12) because only ¹*/*¹² of the [SP](#page-10-12) units is available in [DP](#page-10-11) in the [ALUs](#page-10-16) of the [SMs](#page-10-1) of the [Geforce GTX 560 Ti.](#page-0-0) However, if only this limitation would apply the performance of the implementation could still be good when using [SP.](#page-10-12)

The profiler can compute additional metrics which can identify bottlenecks in an application. Since we suspect the memory access to be our main bottleneck, we are especially interested in the metrics concerning the efficiency of the global memory access. Unfortunately, the documentation of the profiler isn't consistent with the profiler. Therefore, some metrics could not be computed^{[11](#page-55-2)} and we focus on the analysis of the data available. First, we investigate if

 10 A thread is stalled on unsatisfied data dependencies, see [\[23\]](#page-83-0) for details.

 11 The events described in [\[18,](#page-83-5) p. 39ff.] to compute the metrics gld_efficiency and gst_efficiency for devices of [Compute Capability](#page-80-1) 2*.x* are not found when executing nvprof --query-events. The Visual Profiler [\[18,](#page-83-5) p. 4ff.] failed to compute the global store efficiency. The global load efficiency, however, could be computed for the implementation. All metrics could be computed by the Visual Profiler for other tested applications.

			P/L 6/5 7/6 8/7 9/8 reference value
		$1 \quad 4.62 \quad 4.66 \quad 4.04 \quad 4.04$	$\overline{4}$
			2 4.45 4.18 4.14 4.04 4
	3 4.42 4.15 4.08 4.04		-4
	4 4.17 4.18 4.07 4.03		$\overline{4}$
	5 4.22 4.15 4.06 4.03		

Table 4.11: The ratio of the issued instructions of the [kernel](#page-80-0) between consecutive polynomial degrees. See table [B.14](#page-74-2) for the data on which this table is based.

the number of instruction issued shows the same dependency on the level *[l](#page-12-12)* and polynomial degree *[p](#page-12-8)* as the duration of the [GPU-](#page-10-4)implementation discussed in section [4.3.](#page-50-1)

From table [4.10](#page-56-0) we conclude, that the total number of instructions correlates with the duration, required by the [GPU-](#page-10-4)implementation depending on the level *[l](#page-12-12)* in the expected way. For the polynomial degree *[p](#page-12-8)* we see, that the number of instructions, given in table [4.11,](#page-56-1) correlates with the expected values derived in section [2.5,](#page-29-0) exce[p](#page-12-8)t for polynomial degree $p = 0$, rather than with the duration of the complete [GPU-](#page-10-4)implementation. This confirms, that the postprocessing has massive influence on the performance, as mentioned in section [4.4.](#page-51-1)

In section [4.5](#page-53-2) we postulated the assumption that the implementation is memory bound. From section [3.5](#page-44-3) we recall that this may be caused by register spilling. The profiler provides the ratio of instructions which are executed due to waiting for local memory, which is used in case of register spilling, of the total instruction count. The used metric local_replay_overhead is shown in table $4.12.^{12}$ $4.12.^{12}$ $4.12.^{12}$ $4.12.^{12}$

The ratio is constant for increasing level *[l](#page-12-12)* and for increasing polynomial degree *[p](#page-12-8)*. This result seems to be unexpected, but the reason for that seems to be the metric. We assume, that the metric doesn't measure the case when all thread blocks are waiting for memory. Thus, the only metrics to measure this would be the gld_efficiency and the gst_efficiency, which are unavailable.

 12 Unfortunately local_replay_overhead is not defined in the documentation, but seems to be the number of instructions, that are issued by all threads of a [warp](#page-80-2) waiting for other threads of the same [warp](#page-80-2) to finish a memory request.

Table 4.12: The ratio of instructions issued due to waits for local memory of the total instructions issued. See tables [B.14,](#page-74-2) [B.15](#page-75-0) and [B.16](#page-75-1) for the tables on which this table is based.

Table 4.13: The ratio of non divergent branches and all branches in the [kernel](#page-80-0) for the decomposition and integration of Ω_I . See tables [B.17](#page-75-2) and [B.18](#page-76-0) for the data on which this table is based.

Due to the issue, that global_store_efficiency could not be measured at all, we can only speculate about the suitability of the chosen memory layout of the results.^{[13](#page-57-1)} Measurements using the Visual Profiler showed, that the global_load_efficiency is about $2\%.^{14}$ $2\%.^{14}$ $2\%.^{14}$ Thus, we note that the global load efficiency and the high local resource requirements are the main performance limiters. To determine how improvements of these limitations would affect the performance, we inspect another common limiter. An issue reducing the performance for many algorithms when using [CUDA](#page-10-0) is branch divergence, which is explained in section [3.1.2.](#page-35-0) Table [4.13](#page-57-3) shows the ratio of conditions which lead to serialized execution of the branches.

We note, that divergent branches don't limit the performance of the implementation.

We summarize that this experiment shows, that the implementation is memory bound. However, we note, that the limitation may not be accesses to global but to local memory. Other metrics inspected show, that a good performance could be reached by improving the memory layout for the parameters and reduce the requirements of local resources. Improvements of the memory

¹³The switch from a memory layout in [CPU-](#page-10-3)fashion to the memory layout presented in section [3.3,](#page-40-2) resulted in a boost of the performance of about factor 2.

 14 For the input data structure the boost resulting from changing a [CPU-](#page-10-3)like memory layout to the used layout, described in section [3.3,](#page-40-2) was nearly negligible. Thus, improving this memory layout, may increase the performance, too. See sections [4.10.1](#page-61-0) and [4.10.2](#page-63-2) for recommendations.

Figure 4.4: The performance of the integration on Ω_I of the [CPU-](#page-10-3)implementation \mathcal{P}_{CPU} in the 3D case. See table [B.19](#page-76-1) for the data on which the figure is based.

Figure 4.5: The performance of the integration on Ω_I of the [GPU-](#page-10-4)implementation \mathcal{P}_{GPU} in the 3D case. See table [B.20](#page-76-2) for the data on which the figure is based.

layout are discussed in section [4.10.1.](#page-61-0) In the sections [4.10.3](#page-63-1) and [4.10.4](#page-63-0) the reduction of the local resource requirements is discussed.

4.7 Experiment: 3D Performance

From the previous experiments we learned, that accesses to the local and global memory limit the performance. Since for 3D more local resources are required, we expect the performance to be worse. All other effects we observed previously, for example the increase of the cost depending on the level, are expected to be similar for the 3D case. For 3D the computational effort and the memory requirements for the results grow by factor 8 with an increase of the level by 1 and for the polynomial degree the formula given in in section [2.5](#page-29-0) applies.

Figure [4.4](#page-58-0) and figure [4.5](#page-58-1) show the duration of the [CPU-](#page-10-3)implementation and [GPU](#page-10-4)implementation respectively. The ratio of these durations is given in figure [4.6.](#page-59-0)

Figure 4.6: The relative performance of the integration on Ω_I of the [CPU](#page-10-3) and [GPU](#page-10-4)implementation $\mathcal{P}_{CPU} / \mathcal{P}_{GPI}$ in the 3D case. See table [B.21](#page-76-3) for the data on which the figure is based.

We see, that the performance is worse in the 3D case compared to the 2D case. The other effects are similar to the 2D case. For details see tables [B.19,](#page-76-1) [B.20](#page-76-2) and [B.21.](#page-76-3) This experiment shows, that in 3D for polynomial degree 1 the [GPU-](#page-10-4)implementation boosts the performance by a factor of about factor 1*.*5 compared to the [CPU-](#page-10-3)implementation.[15](#page-59-1) We conclude, that in 3D the implementation performs worse than in 2D due to higher local resource requirements.

4.8 Experiment: Different Hardware

As mentioned in section [4.6,](#page-54-0) the implementation is memory bound. Therefore, we expect the performance to be similar for [GPUs](#page-10-4) with higher arithmetical performance, but similar memory configuration. The NVIDIA[™] K20 has about 11 times the arithmetical performance of the [Geforce GTX 560 Ti.](#page-0-0) However, the memory bandwidth is about 1.6 times higher. Therefore, we expect the performance on the [NVIDIA™](#page-0-0) K20 to be about 1.6 times higher than that on the [Geforce GTX 560 Ti.](#page-0-0) The relative performance is given in table [4.14.](#page-60-0)

We can see from the table that the relative performance depends on the polynomial degree. Since for higher polynomial degree *[p](#page-12-8)* more local memory is utilized, the performance benefits should enhance for increasing [p](#page-12-8)olynomial degree p . For polynomial degree $p = 4$ the performance advantage is unexpected low. For the other polynomial degrees the performance advantage seems to increase for increasing level *[l](#page-12-12)* and polynomial degree *[p](#page-12-8)*. The expected boost by a factor of about 1.6, is not reached.^{[16](#page-59-2)} One explanation for this behavior is, that the memory latency is the main limiter instead of the memory bandwidth. To examine this further, additional

¹⁵For other polynomial degrees we see worse performance. For polynomial degree \geq 2, we note that we cannot launch enough thread blocks to utilize all [SMs.](#page-10-1)

¹⁶The system, on which this was tested on[l](#page-12-12)y has 4 GiB of main memory and thus the level l , which could be utilized, was limited.

Table 4.14: The relative performance of the implementation on the [NVIDIA™](#page-0-0) K20 and the [Geforce GTX 560 Ti.](#page-0-0) See tables [B.8](#page-72-2) and [B.24](#page-77-0) for the data on which this table is based.

experiments would be required. As expected, for [SP](#page-10-12) the performance was equal to that for [DP](#page-10-11) on the NVIDIATM K20.^{[17](#page-60-1)} Thus, this experiment confirms that the implementation is memory bound.

4.9 Summary of the Results

In this section we summarize the results from the experiments, presented in the previous sections.

- 1. For [DP](#page-10-11) the performance of the integration on Ω_I could be increased by factors between 1*.*5 and 2*.*5, depending on the polynomial degree *[p](#page-12-8)* using a [Geforce GTX 560 Ti](#page-0-0) compared to one core of the [Intel i7 2600k,](#page-0-0) see section [4.2.](#page-47-2) The highest benefit, of the about 70% of the performance benefit theoretically possible, was reached for polynomial degree 1 on a [Geforce GTX 560 Ti.](#page-0-0)
- 2. The performance when using [SP](#page-10-12) isn't satisfying on the [Geforce GTX 560 Ti,](#page-0-0) see section [4.5.](#page-53-2) We concluded that the implementation is [memory bound,](#page-80-7) see section [4.6.](#page-54-0) This was confirmed by the results from an experiment utilizing a NVIDIA[™] K20, which exhibits low performance when using [DP,](#page-10-11) see section [4.8.](#page-59-3)
- 3. The analysis of the profiler data in section [4.6](#page-54-0) showed that other common issues in [CUDA-](#page-10-0)implementations don't occur. The implementation is [memory bound.](#page-80-7) Two possible reasons were identified:
	- The access patterns to the global data structures
	- The excessive usage of local memory

¹⁷See tables [4.6](#page-52-1) and [B.22](#page-77-1) in the appendix.

Since the memory patterns for the results seem to be good^{18} good^{18} good^{18} , the main performance limiters are the excessive usage of local memory and the memory layout of the parameters. This permits the assumption, that if the local resource requirements are reduced and the memory layout of the parameters is revised, 19 a satisfying performance can be reached. In the sections [4.10.3](#page-63-1) and [4.10.4](#page-63-0) we present strategies, how to reduce the local resource requirements and in the sections [4.10.1](#page-61-0) and [4.10.2](#page-63-2) we give recommendations for the improvement of the memory layout of the parameters.

4. For smaller polynomial degree *[p](#page-12-8)* the duration of the postprocessing dominates the runtime of the [kernel,](#page-80-0) see section [4.4.](#page-51-1) Therefore, an improvement of this issue will significantly improve the performance for smaller polynomial degree. In section [4.10.1](#page-61-0) we present strategies to avoid this.

4.10 Further Improvements

Based on the results summarized in the previous section, in this section we give some hints how to improve the performance of the implementation. Thus, detailed strategies to address all issues inspected in the experiments are given.

4.10.1 GPU-based Accumulation

As mentioned in section [4.4](#page-51-1) for small polynomial degree *[p](#page-12-8)*, the primary performance limiter of the implementation is the postprocessing. We recall, that the goal of the implementation was to avoid atomic operations, see section [3.3.](#page-40-2) The experiments showed, that this lead to the mentioned domination of the postprocessing. To solve this we need to accumulate the results on the [GPU.](#page-10-4) We have two options:

- 1. using atomic operations for the adds to the resulting matrices and vectors
- 2. using an extra [kernel](#page-80-0) to accumulate the results on the [GPU](#page-10-4)

Both options imply we need for a data structure, that stores the neighbors of all patches, that are in the neighborhood of the patches \mathcal{W}_i \mathcal{W}_i \mathcal{W}_i processed in one schedule.

We give an example to explain this. Figure [4.7](#page-62-0) supposes identifier (numbers) which are used in the example. The patches with the identifiers 0 and 1 are calculated in one schedule. Therefore, all patches illustrated in the figure need to be stored. This is represented by the blocks on the left in figure [4.8.](#page-62-1) Of course, the neighborhoods of the patches 0 and 1 need to be stored. This information is marked in turquoise. In addition to that, the neighborhoods of all patches that are in the neighborhood of the patches 0 and 1 are required. Especially, only the positions of

¹⁸As mentioned in section [4.6,](#page-54-0) the switch from a memory layout in [CPU-](#page-10-3)fashion to the memory layout presented in section [3.3,](#page-40-2) resulted in a boost of the performance of about factor 2.

¹⁹As mentioned in section [4.6,](#page-54-0) for the input data structure the boost resulting from changing a [CPU-](#page-10-3)like memory layout to the used layout, described in section [3.3,](#page-40-2) was nearly negligible.

Figure 4.7: A possible indexing scheme for 2 adjacent neighborhoods

Figure 4.8: The information required for [GPU-](#page-10-4)based accumulation. The indices used are given in figure [4.7.](#page-62-0) On the left the list of patches is given and on the right the neighborhood lists are shown. When using [GPU](#page-10-4) based accumulation the yellow marked information is required in addition to the information marked in turquoise. Dots in fields of neighborhood lists represent patches, that are not part of the schedule \mathcal{W}_i \mathcal{W}_i \mathcal{W}_i of the patches 0 and 1

all patches in one of the neighborhoods of 1 or 2 need to be known in the neighborhood list of all patches. This additional information is marked yellow. At first glance the additional neighborhoods seem to be many. But since the patches in one schedule are adjacent, the number of neighborhoods which need to be stored and are not affiliated to a patch, is small compared to the absolute number of patches. We note that the storage of the patches as well as the neighborhoods should be aligned, as discussed in section [3.3.](#page-40-2)

With this information at hand, we can determine the position of ω_j in the list of neighbors of every patch ω_i . This information is required, to know into which matrix the results of the integration need to be written.

4 Results

Recalling the two options, we can use this information to allocate the results per patch and write to the appropriate matrix entry in atomic fashion. Since many atomic writes are required in this case the performance may also be limited but since the host based accumulation is very time consuming the implementation may benefit from that change. Another positive effect would be, that it requires only ¹*/*⁹ of the memory compared to the implementation presented. Therefore, more patches can be computed in one schedule which might also lead to a performance improvement.

An other option is, that each patch in \mathcal{W}_i \mathcal{W}_i \mathcal{W}_i writes into its own result data structure and then an additional [kernel](#page-80-0) is launched to accumulate the results. The task of this second [kernel](#page-80-0) is known as parallel reduction. See [\[4\]](#page-82-8) for strategies to optimize this reduction. This would even require more memory on the [GPU](#page-10-4) but would avoid atomic additions.

4.10.2 Improved Memory Access

The memory accesses have been identified to be main performance limiter in section [4.6.](#page-54-0) In this section, therefore, we discuss how the memory accesses can be improved. Two factors should be considered when optimizing memory accesses:

- the number of accesses should be minimized
- the access patterns should lead to coalesced memory accesses

When applying the strategy, given in section [4.10.1,](#page-61-0) the number of memory requests should also be reduced. The load instructions from different threads to the same memory location can be handled in a single memory transaction. Therefore, the more orderless access to the patches should not compromise the performance. When applying the same memory layout to the neighborhood information it should lead to coalesced accesses since all threads access the same index at a time. Since the metric gst efficiency could not be computed by the profiler, see section [4.6,](#page-54-0) it's hard to tell if the store instructions are an unexpected performance limiter.^{[20](#page-63-3)} Therefore, the attention should be focused on acquiring the missing metric from the profiler.

4.10.3 Multi Kernel Version

The compiler optimizes the usage of local resources. However, this optimization performs better for a [kernel](#page-80-0) with less instructions and less local resources. To support compiler optimization, especially register usage, a multi [kernel](#page-80-0) should be considered. It's possible to split the decomposition from the integration. This can be achieved by storing the result of the decomposer in global memory. A second [kernel](#page-80-0) uses this decomposition to retrieve the cells for integration. This would support the compiler, to free the resources that are temporarily used by the decomposer. Since the implementation uses a single monolithic [kernel,](#page-80-0) a split of the functionality into two [kernels](#page-80-0) may improve the performance.

 20 As before, the switch from a memory layout in [CPU-](#page-10-3)fashion to the memory layout presented in section [3.3,](#page-40-2) resulted in a boost of the performance of about factor 2.

4.10.4 Level of Parallelization

Another approach that should be considered, is changing the level of parallelization. The level of parallelization defines the granularity of splitting the task to a number of threads. Changing the level of parallelization can have massive impact on the local resource requirements of one thread.

We recall that the requirements for local resources impact the performance in two ways:

- it reduces the [occupancy](#page-80-6)
- it introduces overhead for local memory accesses

When applying the parallelization on a different level this might lead to decreased resource requirements and therefore, to an improved performance. Instead of assigning a patch to each thread for decomposition and integration it should be considered to use a different number of threads for the decomposition and the integration. One thread in a first phase would decompose the domain of a patch ω_i and in a second phase each thread would integrate one integration cell. This could be achieved by three ways:

- A first [kernel](#page-80-0) decomposes the patch and a second operates on the decomposed domain. This is similar to the approach, given in the previous section, but would utilize a thread for the integration of each resulting integration cell.
- A patch is decomposed by one thread of a thread block and each resulting integration cell is integrated by one thread of the thread block afterwards. This could utilize the shared memory in a more efficient way since information on the decomposition and the neighbor patches of the patch, on which the thread block operates, can be shared.
- A patch is decomposed by one thread which uses dynamic parallelism, see [\[14\]](#page-82-9) for details, to start a second [kernel.](#page-80-0) Each thread of the second [kernel](#page-80-0) integrates one integration cell generated by the calling thread of the first [kernel.](#page-80-0)

All these solutions however involve the problem of writing the results into a global data structure. As discussed in section [4.10.1,](#page-61-0) the accumulation of the results requires some effort. When using a thread per integration cell instead of a thread per patch it multiplies the expected effect. Therefore, changing the level of parallelization should be reconsidered before applying, but could improve the performance remarkable.

5 Conclusion

In this thesis we presented a [GPU-](#page-10-4)implementation of the decomposition of the domain and the numerical integration which are required in the [PMPUM](#page-10-7) for the discretization of a given [PDE.](#page-10-8) These steps make up a large share of the computational effort in the method. Therefore, first the theoretical background was given and the suitability of different algorithms for the decomposition using [CUDA](#page-10-0) was discussed. An introduction to the major concepts of [CUDA](#page-10-0) laid the foundation for the outline of the implementation. Finally, we analyzed the implementation using different experiments and derived recommendations for further improvements.

The experiments conducted to analyze the implementation showed that the performance of the decomposition and the numerical integration can be increased using [CUDA.](#page-10-0) This increase of about factor 2.5, was achieved for the [Geforce GTX 560 Ti](#page-0-0) [GPU](#page-10-4) compared to the [Intel](#page-0-0) [i7 2600k](#page-0-0) [CPU](#page-10-3) using double precision floating point numbers. The [Geforce GTX 560 Ti](#page-0-0) has a peak performance that is 3*.*4 times higher than of one core of the [Intel i7 2600k](#page-0-0) [CPU.](#page-10-3) Assuming, that the [CPU](#page-10-3) is maxed out and utilizes only one core, this is about 70% of the performance that can be achieved. For single precision floating point numbers, however, a massive increase was expected, since the processing power for single precision floating point numbers of [Geforce GTX 560 Ti](#page-0-0) is about 41 times higher than that of the [Intel i7 2600k.](#page-0-0) However, in the experiments that could not be verified. We analyzed that the implementation is memory bound, due to an extensive use of local resources, which causes register spilling and a suboptimal memory layout of the parameters. An accumulation step on the [CPU](#page-10-3) accounts for a serious amount of the computations, which constraints the performance when using functions with lower polynomial degree *[p](#page-12-8)*. Other common performance limiters were eliminated in the implementation, which was verified in the experiments. Therefore, decreasing the usage of local resources and revising the memory layout for the parameters is expected to increase the performance, especially when using single precision floating point numbers. Particularly, when using smaller polynomial degree a [GPU-](#page-10-4)based accumulation will boost the performance. A more technical summary of the results can be found in section [4.9.](#page-60-2)

Strategies how to tackle these limitations where presented in detail in section [4.10.](#page-61-3) Which of the suggested strategies will improve the performance most, can only be found out by experiment. However, with these strategies in mind, we expect that a satisfying single precision performance can be reached for all polynomial degrees at least for the 2D case. For devices with a much higher relative double precision floating point number processing performance (compared to single precision floating point), like the NVIDIA[™] K20, the double precision floating point performance was low. However, with the presented improvement strategies applied, we expect a good performance for this case, too. In 3D, the task of reducing the local resource requirements is more challenging.

Finally, we put the performance reached into the context of a use case. We recall from the [Introduction](#page-14-0) that the [PMPUM](#page-10-7) can be used to solve [PDEs](#page-10-8) arising from real world problems. In realistic cases, the required detail of the solution is very high and therefore, requires a huge amount of computations. As mentioned in section [3.2](#page-39-2) the [CPU-](#page-10-3)implementation can utilize a [computer cluster](#page-80-3) to distribute computations. The [GPU-](#page-10-4)implementation can utilize any [CUDA-](#page-10-0)capable [GPUs](#page-10-4) on a [cluster node.](#page-80-4) Our findings show that utilizing any available [GPUs](#page-10-4) for the computation will boost the performance of the [PMPUM-](#page-10-7)implementation. In the case, however, that the number of [CPUs](#page-10-3) and [GPUs](#page-10-4) can be chosen freely, our findings would propose a [computer cluster](#page-80-3) with more [CPUs](#page-10-3) instead of additional [GPUs.](#page-10-4) With the recommended improvement applied, however, we expect that selecting a [computer cluster](#page-80-3) with one [GPU](#page-10-4) on each node would improve the performance.

A Memory Layout of the Result Data

In section [3.3](#page-40-2) we present the memory layout used for the parameters and the results. For the results, however, some further explanations might be interesting, especially for further development.

We recall from section [2.3](#page-18-0) that *[A](#page-11-1)* contains a block row for each patch ω_i . In this row there exists a nonzero block for each neighbor $\omega_j \in C_i$ $\omega_j \in C_i$ $\omega_j \in C_i$. The size of these nonzero blocks if given by the size b_i b_i of the function space $V_i^{p_i}$ $V_i^{p_i}$ and the size b_j of the function space $V_j^{p_j}$ j^{ν} . The situation for the right-hand side is analog. The right-hand side \hat{f} consists of a vector of size b_i b_i per patch ω_i . Since, as discussed in [3.3,](#page-40-2) the results data is stored per patch ω_i , all rows of the patches ω_j in the neighborhood C_i C_i are store per patch. For uniform [h-refinement](#page-80-5) this means that the result data requires 9 times more memory than would be needed in the case of atomic additions on the [GPU,](#page-10-4) presented in [4.10.1.](#page-61-0)

Therefore we need to consider the following indices:

- one index for the neighborhoods, neighborhoodIndex in the following
- two indices for the patches of a neighborhood to calculate the scalar product, patchIndexI and patchIndexJ
- two indices for the base functions of the function space on a patch, functionSpaceIndexI and functionSpaceIndexJ

If multiple linear forms and bilinear forms are used for each an additional index is required. The hierarchy of these indices is the following:

- patchIndexI
	- linearIndex
		- functionSpaceIndexI
			- neighborhoodIndex
	- patchIndexJ
		- bilinearIndex
			- functionSpaceIndexI
				- functionSpaceIndexJ
				- neighborhoodIndex

For a illustration of this indexing scheme see figure [A.1.](#page-69-0)

Figure A.1: The indexing scheme used for the results

B Raw Result Data

In this chapter we provide the raw data from our experiments, that we used to analyze our implementation in chapter [4.](#page-46-4) If not noted otherwise the reference system (see table [4.1\)](#page-46-1) is used to solve the model problem given in equation [2.1](#page-16-1) using [DP.](#page-10-11) We always reference the experiment in which the data was used.

Durations for the Integration of the complete Domain Ω

	P/L 3 4 5 6 7 8 9			
	$0 \t 1 \cdot 10^{-2} \t 2 \cdot 10^{-2} \t 5 \cdot 10^{-2} \t 0.15 \t 0.58 \t 2.36$			9.55
	$1 \t1 \t1 \t10^{-2} \t3 \t10^{-2} \t9 \t10^{-2} \t0.38 \t1.55 \t6.28 \t25.22$			
	2 $1 \cdot 10^{-2}$ $6 \cdot 10^{-2}$ 0.26 1.08 4.39 17.66 71.02			
	3 $3 \cdot 10^{-2}$ 0.17 0.71 2.91 11.75 47.3 190.3			
	$4 \t 9 \t 10^{-2} \t 0.44 \t 1.81 \t 7.36 \t 29.82 \t 120.18 \t 482.43$			
	5 0.23 1.02 4.26 17.46 70.68 284.5 1,142.05			

Table B.2: The duration required by the [CPU-](#page-10-3)implementation for the integration on [Ω.](#page-11-6) Used in section [4.2.](#page-47-2)

Table B.3: The relative duration required by the [CPU-](#page-10-3)implementation and the [CPU](#page-10-3)implementation for the integration on [Ω.](#page-11-6) Used in section [4.2.](#page-47-2)

Durations for the Integration of inner Domain Ω _{*I*}

Table B.4: The duration required by the [CPU](#page-10-3) implementation for decomposition and integration on Ω_I . Used in section [4.2](#page-47-2)

Table B.6: The relative duration required by the [GPU-](#page-10-0)implementation and the [CPU](#page-10-1)implementation for decomposition and integration on Ω_I . Used in sections [4.2](#page-47-0)

P/L 3 4 5 6 7 8 9			
0 7 4 1.4 0.8 0.67 0.55 0.55			
1 9 2.67 1.11 0.55 0.46 0.42 0.41			
2 14 3 0.85 0.47 0.48 0.48 0.48			
3 13 2.71 0.8 0.5 0.56 0.56 0.55			
4 10.67 2.73 0.81 0.56 0.48 0.47 0.47			
5 10.13 2.71 0.81 0.66 0.66 0.63 0.63			

Durations for the different Steps of the GPU-Implementation

$\rm P/L$	5	$6\quad$		8 ¹	
θ			$1 \cdot 10^{-2}$ $1 \cdot 10^{-2}$ $1 \cdot 10^{-2}$ $8 \cdot 10^{-2}$ 0.29		
$\mathbf{1}$	θ		0 $2 \cdot 10^{-2}$ $4 \cdot 10^{-2}$ 0.33		
2	0		$1 \cdot 10^{-2}$ 0 6 $\cdot 10^{-2}$ 0.33		
3	$\mathbf{0}$		$1 \cdot 10^{-2}$ $2 \cdot 10^{-2}$ $8 \cdot 10^{-2}$ 0.31		
4	$\mathbf{0}$		0 $3 \cdot 10^{-2}$ 0.1 0.45		
$\overline{5}$	$\mathbf{0}$		0 $2 \cdot 10^{-2}$ 0.15		0.45

Table B.8: The duration required by the kernel of the [GPU-](#page-10-0)implementation for the decomposition and integration on Ω_I . Used in section [4.4.](#page-51-0)

Table B.9: The duration required by the postprocessing of the [GPU-](#page-10-0)implementation for the decomposition and integration on Ω_I . Used in section [4.4.](#page-51-0)

Durations for the Integration of inner Domain Ω_I using Single Precision

P/L	-5	6		8	9
Ω	$7 \cdot 10^{-2}$	0.12	0.34	1.23	4.92
$\mathbf{1}$	$9 \cdot 10^{-2}$	0.18	0.64	2.44	10.04
2	0.2	0.46	$\overline{2}$	8.24	33.29
3	0.51	1.34	6.44	25.05	103.3
4	1.33	3.81	13.69	55.2	222.13
$\frac{5}{2}$	3.29	10.79	44.99	176.97	708.8

Table B.11: The duration required by the [GPU-](#page-10-0)implementation for the preprocessing when using [SP](#page-10-2) for the integration on Ω_I . Used in section [4.5.](#page-53-0)

Table B.12: The duration required by the [GPU-](#page-10-0)implementation for the kernel when using [SP](#page-10-2) for the integration on Ω_I . Used in section [4.5.](#page-53-0)

Table B.13: The duration required by the [GPU-](#page-10-0)implementation for the postprocessing when using [SP](#page-10-2) for the integration on Ω_I . Used in section [4.5.](#page-53-0)

Profiler data

Table B.14: The number of instructions issued during the kernel execution for the integration on Ω_I . Used in section [4.6.](#page-54-0)

Table B.15: The number of L1 load misses for local memory requests in the [kernel](#page-80-0) for the integration on Ω_I . Used in section [4.6.](#page-54-0)

Table B.16: The number of L1 store misses for local memory requests in the [kernel](#page-80-0) for the integration on Ω_I . Used in section [4.6.](#page-54-0)

Table B.17: The number of branches in the [kernel](#page-80-0) for the integration on Ω_I . Used in section [4.6.](#page-54-0)

Table B.18: The number of divergent branches in the [kernel](#page-80-0) for the integration on Ω_I . Used in section [4.6.](#page-54-0)

$\rm P/L$	$5\degree$	$6\degree$	8 ₁	Ω
$\overline{0}$			4,178 17,937 81,506 $3.36 \cdot 10^5$	$1.36 \cdot 10^6$
$\mathbf{1}$			4,263 17,902 79,695 $3.21 \cdot 10^5$	$1.3 \cdot 10^{6}$
2°			4,280 17,746 76,881 $3.11 \cdot 10^5$	$1.25 \cdot 10^6$
3 ¹			4,293 18,096 74,537 $3.04 \cdot 10^5$	$1.23 \cdot 10^6$
4		4,396 18,496	$63,069$ $2.82 \cdot 10^5$	$1.24 \cdot 10^6$
5 ₅			4,414 18,891 77,694 3.16 \cdot 10 ⁵	$1.27 \cdot 10^6$

Durations for the Integration of the inner Domain Ω_I in 3D

Table B.19: The duration required by the [CPU-](#page-10-1)implementation for the integration on [Ω](#page-13-0)*^I* in 3D. Used in section [4.7.](#page-58-0)

Table B.20: The duration required by the [GPU-](#page-10-0)implementation for the integration on [Ω](#page-13-0)*^I* in 3D. Used in section [4.7.](#page-58-0)

Table B.21: The ratio of the duration required by the [GPU-](#page-10-0)implementation and the [CPU](#page-10-1)implementation for decomposition and integration on Ω_I in 3D. Used in section [4.7.](#page-58-0)

Data for the Integration of the inner Domain Ω_I on different Hardware

Table B.22: The relative performance of the implementation on the [NVIDIA™](#page-0-0) K20 and the [Geforce GTX 560 Ti](#page-0-0) using [SP.](#page-10-2) See tables [B.12](#page-74-0) and [B.25](#page-78-0) for the data, on which this table is based. Referred to in section [4.8.](#page-59-0)

Table B.23: The relative performance of the implementation on the [NVIDIA™](#page-0-0) K20 using [SP](#page-10-2) and [DP.](#page-10-3) See tables [B.24](#page-77-0) and [B.25](#page-78-0) for the data, on which this table is based. Referred to in section [4.8](#page-59-0)

P/L	5	6	7	8
0	1	1	1	1
1	1.25	1	1	0.99
$\overline{2}$	1	1.03	0.99	1
3	1	1.02	1	1
4	1	0.94	1	1
5	1	1.01	1	1

Table B.24: The duration required by the kernel for the integration on Ω_I on the [NVIDIA™](#page-0-0) [K20.](#page-0-0) Used in section [4.8.](#page-59-0)

Glossary

- **cluster node** A cluster node is a computer which is part of a [computer cluster.](#page-80-1) [41,](#page-40-0) [68,](#page-67-0) [81](#page-80-2)
- **Compute Capability** The Compute Capability defines the hardware features available on different [GPUs](#page-10-0) using defined Levels. For details see [\[13,](#page-82-0) p.12f.]. [7,](#page-6-0) [35–](#page-34-0)[39,](#page-38-0) [45–](#page-44-0)[48,](#page-47-1) [56](#page-55-0)
- **computer cluster** A computer cluster is a set of computers (called [cluster nodes\)](#page-80-3) connected with an interconnecting network, that is used to distribute computations among all computers. [41,](#page-40-0) [68,](#page-67-0) [81](#page-80-2)
- **h-refinement** H-refinement is a refinement strategy in multi level methods. It increases the number of points or elements with increasing level. This results in a decrease of *[h](#page-12-0)ⁱ* for each patch *[ω](#page-12-1)ⁱ* . [21,](#page-20-0) [30,](#page-29-0) [32,](#page-31-0) [34,](#page-33-0) [45,](#page-44-0) [69](#page-68-0)
- **kernel** A [CUDA](#page-10-4) kernel is special C function which is executed in parallel by a specified number of [CUDA](#page-10-4) threads [\[13,](#page-82-0) p.7]. [8,](#page-7-0) [9,](#page-8-0) [36,](#page-35-0) [37,](#page-36-0) [39–](#page-38-0)[41,](#page-40-0) [44,](#page-43-0) [47,](#page-46-0) [52–](#page-51-1)[58,](#page-57-0) [62,](#page-61-0) [64,](#page-63-0) [65,](#page-64-0) [76,](#page-75-0) [77](#page-76-0)
- **memory bound function** A function whose computational effort is dominated by the memory accesses instead of the necessary arithmetical operations. [55,](#page-54-1) [61](#page-60-0)
- **occupancy** occupancy is the ratio of the active [warps](#page-80-4) on a [SM](#page-10-5) of the maximum number of [warps](#page-80-4) supported by the [SM.](#page-10-5) It, therefore, limits the utilization of the [SM'](#page-10-5)s [ALU.](#page-10-6) [\[13,](#page-82-0) p.69] This doesn't apply in all cases. [\[23,](#page-83-0) p. 25ff.]. [8,](#page-7-0) [55,](#page-54-1) [56,](#page-55-0) [65](#page-64-0)
- **p-refinement** P-refinement is a refinement strategy in multi level methods. It increases the polynomial degree used in $V_i^{p_i}$ $V_i^{p_i}$ with increasing level. [21,](#page-20-0) [34](#page-33-0)
- **spline** A spline is a continuous, piecewise defined polynomial function. [22–](#page-21-0)[24,](#page-23-0) [32](#page-31-0)
- warp A warp is a partition of a thread block that is scheduled by the warp scheduler of a Streaming Multiprocessors for parallel execution on it. The threads of a warp are executing all instructions in parallel if a divergent branch occurs, all branches are executed sequentially. This technique is referred to as [Single Instruction Multiple Threads \(SIMT\)](#page-10-7) by NVIDIA [\[13,](#page-82-0) p.63ff.]. [35,](#page-34-0) [37–](#page-36-0)[39,](#page-38-0) [55,](#page-54-1) [57,](#page-56-0) [81](#page-80-2)

Bibliography

- [1] D. Braess. *Finite Elements: Theory, Fast Solvers, and Applications in Solid Mechanics*. Cambridge University Press, 2007. isbn: 9780521705189.
- [2] Jansen Felix. *From Isolated Numerical Approaches to an Integrative Systems Science*. 2012. url: <http://www.simtech.uni-stuttgart.de/index.en.html>.
- [3] W. Hackbusch. *Theorie und Numerik elliptischer Differentialgleichungen*. Teubner-Studienbücher. Teubner B.G. GmbH, 1986. isbn: 3-519-02074-2.
- [4] Mark Harris. *Optimizing Parallel Reduction in CUDA*. Sept. 2012. url: [http://vuduc.](http://vuduc.org/teaching/cse6230-hpcta-fa12/slides/cse6230-fa12--05b-reduction-notes.pdf) [org / teaching / cse6230 - hpcta - fa12 / slides / cse6230 - fa12 -- 05b - reduction](http://vuduc.org/teaching/cse6230-hpcta-fa12/slides/cse6230-fa12--05b-reduction-notes.pdf) [notes.pdf](http://vuduc.org/teaching/cse6230-hpcta-fa12/slides/cse6230-fa12--05b-reduction-notes.pdf).
- [5] Intel. *Intel® Core i7-2600 Desktop Processor Series*. Feb. 2012. url: [http://download.](http://download.intel.com/support/processors/corei7/sb/core_i7-2600_d.pdf) [intel.com/support/processors/corei7/sb/core_i7-2600_d.pdf](http://download.intel.com/support/processors/corei7/sb/core_i7-2600_d.pdf).
- [6] Intel. *Intel® Core™ i7-2600K Processor (8M Cache, up to 3.80 GHz)*. URL: http: [//ark.intel.com/products/52214](http://ark.intel.com/products/52214).
- [7] Sebastian Kanis. "GPU-based Assembly of Stiffness Matrices in the Parallel Multilevel." Studythesis. University of Stuttgart, May 2012.
- [8] M. A. Schweitzer. *A Parallel Multilevel Partition of Unity Method for Elliptic Partial Differential Equations*. Vol. 29. Lecture Notes in Computational Science and Engineering. Springer, 2003. isbn: 3-540-00351-7.
- [9] M. A. Schweitzer. "Efficient Implementation and Parallelization of Meshfree and Particle Methods—The Parallel Multilevel Partition of Unity Method." In: *Frontiers of Numerical Analysis*. Ed. by Alan W. Craig James F. Blowey. Springer Berlin Heidelberg, 2005, pp. 195-262. DOI: [10.1007/3-540-28884-8_4](http://dx.doi.org/10.1007/3-540-28884-8_4).
- [10] Paulius Micikevicius. *GPU Performance Analysis and Optimization*. NVIDIA. 2012. url: [http://developer.download.nvidia.com/GTC/PDF/GTC2012/PresentationPDF/](http://developer.download.nvidia.com/GTC/PDF/GTC2012/PresentationPDF/S0514-GTC2012-GPU-Performance-Analysis.pdf) [S0514-GTC2012-GPU-Performance-Analysis.pdf](http://developer.download.nvidia.com/GTC/PDF/GTC2012/PresentationPDF/S0514-GTC2012-GPU-Performance-Analysis.pdf).
- [11] NVIDIA. *CUDA API REFERENCE MANUAL*. V 5.0. Oct. 2012.
- [12] NVIDIA. *CUDA C BEST PRACTICES GUIDE*. Oct. 2012.
- [13] NVIDIA. *CUDA C PROGRAMMING GUIDE*. 5.0. NVIDIA, Nov. 2012.
- [14] NVIDIA. *CUDA DYNAMIC PARALLELISM PROGRAMMING GUIDE*. Aug. 2012.
- [15] NVIDIA. *CUDA GPUs*. 2013. url: <https://developer.nvidia.com/cuda-gpus>.
- [16] NVIDIA. *Datasheet: NVIDIA® TESLA® KEPLER GPU COMPUTING ACCELER-ATORS*. May 2012. url: [http : / / www . nvidia . com / content / tesla / pdf / Tesla -](http://www.nvidia.com/content/tesla/pdf/Tesla-KSeries-Overview-LR.pdf) [KSeries-Overview-LR.pdf](http://www.nvidia.com/content/tesla/pdf/Tesla-KSeries-Overview-LR.pdf).
- [17] NVIDIA. *GeForce GTX 560 Ti Specifications*. 2013. url: [http://www.geforce.com/](http://www.geforce.com/hardware/desktop-gpus/geforce-gtx-560ti/specifications) [hardware/desktop-gpus/geforce-gtx-560ti/specifications](http://www.geforce.com/hardware/desktop-gpus/geforce-gtx-560ti/specifications).
- [18] NVIDIA. *PROFILER User's Guide*. Oct. 2012.
- [19] NVIDIA. *What Is CUDA*. 2012. url: [http://developer.nvidia.com/cuda/what](http://developer.nvidia.com/cuda/what-cuda)[cuda](http://developer.nvidia.com/cuda/what-cuda).
- [20] Klaudius Scheufele. "Robuste Multilevel-Lösung elliptischer partieller Differentialgleichungen mit springenden Koeffizienten." Bachelorthesis. University of Stuttgart, Jan. 2013.
- [21] Ryan Smith. *NVIDIA's GeForce GTX 560 Ti w/448 Cores: GTX 570 On A Budget*. Nov. 2011. url: [http://www.anandtech.com/show/5153/nvidias-geforce-gtx-560](http://www.anandtech.com/show/5153/nvidias-geforce-gtx-560-ti-w448-cores-gtx570-on-a-budget.html) [ti-w448-cores-gtx570-on-a-budget.html](http://www.anandtech.com/show/5153/nvidias-geforce-gtx-560-ti-w448-cores-gtx570-on-a-budget.html).
- [22] Angelika Steger. *Diskrete Strukturen 1.: Kombinatorik, Graphentheorie, Algebra*. 2nd ed. Springer Verlag, 2007. isbn: 978-3-540-46660-4.
- [23] Vasily Volkov. *Better Performance at Lower Occupancy*. Sept. 2010. URL: [http://www.](http://www.cs.berkeley.edu/~volkov/volkov10-GTC.pdf) [cs.berkeley.edu/~volkov/volkov10-GTC.pdf](http://www.cs.berkeley.edu/~volkov/volkov10-GTC.pdf).
- [24] Albert Ziegenhagel. "Parallelisierung des Partition of Unity Codes Crass." Bachelorthesis. University of Stuttgart, Dec. 2012.

All links were last followed on April 16, 2013.

Declaration

All the work contained within this thesis, except where otherwise acknowledged, was solely the effort of the author. At no stage was any collaboration entered into with any other party.

(Sebastian Kanis)